

PROCEEDINGS

Design, Automation and Test
in Europe
Conference and Exhibition 2000



PROCEEDINGS

Design, Automation and Test in Europe

Conference and Exhibition 2000

Paris, France

March 27 – 30, 2000

Sponsors

EDAA, EDAC, IEEE Computer Society — TTTC, IEEE Computer Society — DATC,
ECSI, IFIP 10.5, RAS Russian Academy of Sciences, IPPM


In cooperation with

ACM-SIGDA, AEIA, ATI, CLRC, CNR, Estonian E Soc, GI,
GMM, HTE, ITG, KVIV, VDE

Editors

Peter Marwedel, University of Dortmund, Germany

Ivo Bolsens, IMEC, Belgium



Los Alamitos, California

Washington • Brussels • Tokyo

Copyright © 2000 by The Institute of Electrical and Electronics Engineers, Inc.
All rights reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries may photocopy beyond the limits of US copyright law, for private use of patrons, those articles in this volume that carry a code at the bottom of the first page, provided that the per-copy fee indicated in the code is paid through the Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

Other copying, reprint, or republication requests should be addressed to: IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, P.O. Box 133, Piscataway, NJ 08855-1331.

The papers in this book comprise the proceedings of the meeting mentioned on the cover and title page. They reflect the authors' opinions and, in the interests of timely dissemination, are published as presented and without change. Their inclusion in this publication does not necessarily constitute endorsement by the editors, the IEEE Computer Society, or the Institute of Electrical and Electronics Engineers, Inc.

IEEE Computer Society Order Number PR00537

ISBN 0-7695-0537-6

ISBN 0-7695-0538-4 (case)

ISBN 0-7695-0539-2 (microfiche)

Library of Congress Number 99-69380

Additional copies may be ordered from:

IEEE Computer Society
Customer Service Center
10662 Los Vaqueros Circle
P.O. Box 3014
Los Alamitos, CA 90720-1314
Tel: +1-714-821-8380
Fax: +1-714-821-4641
E-mail: cs.books@computer.org

IEEE Service Center
445 Hoes Lane
P.O. Box 1331
Piscataway, NJ 08855-1331
Tel: +1-732-981-0060
Fax: +1-732-981-9667
mis.custserv@computer.org

IEEE Computer Society
Asia/Pacific Office
Watanabe Bldg., 1-4-2
Minami-Aoyama
Minato-ku, Tokyo 107-0062
JAPAN
Tel: +81-3-3408-3118
Fax: +81-3-3408-3553
tokyo.ofc@computer.org

Editorial production by Bob Werner
Cover art production by Joe Daigle/Studio Productions
Printed in the United States of America by The Printing House




Table of Contents

Design, Automation and Test in Europe — DATE 2000

DATE Sponsor Committee	xix
DATE Executive Committee	xix to xx
Technical Program Chairs	xxi to xxii
Vendors Committee	xxii
Technical Program Committee	xxiii to xxvi
Reviewers	xxvii to xxviii
Welcome to DATE 2000	xxix to xxx
Best Paper Awards	xxxi
Tutorials	xxxii to xxxiv
Call for Papers for DATE 2001	771

Plenary — Keynote Session: Connected, Smart Devices — Computing Beyond the Desktop

Moderator: I. Bolsens, IMEC, B

Speakers: Jerry Fiddler, Chairman and Co-founder of Wind River Systems, USA
Wim Roelandts, CEO Xilinx, USA

1A: Embedded Software Generation

Moderators: L. Thiele, TU Zurich, CH
J.C. Lopez, Castilla-La Mancha U, ES

Code Selection for Media Processors with SIMD Instructions.....	4
---	---

R. Leupers

Analysis of High-Level Address Code Transformations for Programmable Processors	9
---	---

S. Gupta, R. Gupta, M. Miranda, F. Catthoor

Free MDD-based Software Optimization Techniques for Embedded Systems	14
--	----

C. Kim, A. Sangiovanni-Vincentelli, L. Lavagno

1B: Low-Power Issues in System-Level Design

Moderators: A.M. Trullemans-Anckaert, UC Louvain, B
C. Guardini, PDF Solutions, USA

Quantitative Comparison of Power Management Algorithms.....	20
---	----

Y. Lu, E. Chung, T. Šimunić, G. De Micheli, L. Benini

Efficient Power Co-Estimation Techniques for System-On-Chip Design	27
--	----

M. Lajolo, A. Raghunathan, S. Dey, L. Lavagno

A Discrete-Time Battery Model for High-Level Power Estimation	35
---	----

L. Benini, G. Castelli, A. Macii, E. Macii, M. Poncino, R. Scarsi

Automatic Lighthouse Generation for Directed State Space Search	237
<i>P. Yalagandula, A. Aziz, V. Singhal</i>	
Analyzing Real-Time Systems	243
<i>J. Ruf, T. Kropf</i>	
4B: Multi-Processor Architectures and Design Methods	
Moderators: L. Nachtergaele, IMEC, B	
M. Bolle, Bosch Telecom, B	
A Generic Architecture for On-Chip Packet-Switched Interconnections	250
<i>P. Guerrier, A. Greiner</i>	
Memory Arbitration and Cache Management in Stream-based Systems.....	257
<i>F. Harmsze, A. Timmer, J. van Meerbergen</i>	
HW/SW Codesign of an Engine Management System.....	263
<i>M. Baleani, A. Ferrari, A. Sangiovanni-Vincentelli, C. Turchetti</i>	
4C: Logic Synthesis: Performance Optimization	
Moderators: L. Stok, IBM, USA	
J. Monteiro, INESC, PT	
Wave Steered FSMs.....	270
<i>L. Macchiarulo, S. Shu, M. Marek-Sadowska</i>	
Delay Minimization and Technology Mapping of Two-Level Structures and Implementation using Clock-Delayed Domino Logic	277
<i>J. Ceric, G. Yee, C. Sechen</i>	
Gate Sizing using a Statistical Delay Model.....	283
<i>E. Jacobs, M. Berkelaar</i>	
4D: TPG and Diagnosis in BIST	
Moderators: B. Becker, Freiburg U, D	
K. Kinoshita, Osaka U, JP	
Optimal Hardware Pattern Generation for Functional BIST.....	292
<i>S. Cataldo, S. Chiusano, P. Prinetto, H. Wunderlich</i>	
Built-in Generation of Weighted Test Sequences for Synchronous Sequential Circuits	298
<i>I. Pomeranz, S. Reddy</i>	
Diagnostic Testing of Embedded Memories using BIST.....	305
<i>T. Bergfeld, E. Rudnick, D. Niggemeyer</i>	
5A: Architectural-Level Synthesis	
Moderators: P. Eles, Linköping U, SE	
R. Hermida, U Complutense Madrid, ES	
Resolution of Dynamic Memory Allocation and Pointers for the Behavioral Synthesis from C.....	312
<i>L. Séméria, K. Sato, G. De Micheli</i>	

Explore Litigation Insights



Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

Real-Time Litigation Alerts



Keep your litigation team up-to-date with **real-time alerts** and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

Advanced Docket Research



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

Analytics At Your Fingertips



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

LAW FIRMS

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

FINANCIAL INSTITUTIONS

Litigation and bankruptcy checks for companies and debtors.

E-DISCOVERY AND LEGAL VENDORS

Sync your system to PACER to automate legal marketing.