



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NUMBER	PATENT NUMBER	GROUP ART UNIT	FILE WRAPPER LOCATION
10/195,392	6841737	2841	9200



Correspondence Address/Fee Address Change

The following fields have been set to Customer Number 13155 on 06/13/2011

- Correspondence Address
- Maintenance Fee Address

The address of record for Customer Number 13155 is:

13155
Edwards Neils PLLC
11710 Plaza America Drive, Suite 2000
Reston, VA 20190



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NUMBER	PATENT NUMBER	GROUP ART UNIT	FILE WRAPPER LOCATION
10/195,392	6841737	2841	9200



Correspondence Address/Fee Address Change

The following fields have been set to Customer Number 13155 on 04/27/2011

- Correspondence Address
- Maintenance Fee Address

The address of record for Customer Number 13155 is:

13155
Edwards Neils PLLC
11710 Plaza America Drive, Suite 2000
Reston, VA 20190



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NUMBER	PATENT NUMBER	GROUP ART UNIT	FILE WRAPPER LOCATION
10/195,392	6841737	2841	9200



Correspondence Address/Fee Address Change

The following fields have been set to Customer Number 13155 on 04/26/2011

- Correspondence Address
- Maintenance Fee Address

The address of record for Customer Number 13155 is:

13155
Edwards Neils PLLC
11710 Plaza America Drive, Suite 2000
Reston, VA 20190



APPLICATION NUMBER	PATENT NUMBER	GROUP ART UNIT	FILE WRAPPER LOCATION
10/195,392	6841737	2841	9200

Correspondence Address / Fee Address Change

The following fields have been set to Customer Number 57362 on 11/18/2005

- Correspondence Address
- Maintenance Fee Address

The address of record for Customer Number 57362 is:

AKERMAN SENTERFITT
801 PENNSYLVANIA AVENUE N.W.
SUITE 600
WASHINGTON, DC 20004

10/195,392

UNITED STATES PATENT AND TRADEMARK OFFICE
CERTIFICATE OF CORRECTION

PATENT NO. : 6,841,737 B2
DATED : January 11, 2005
INVENTOR(S) : Makoto Komatsubara et al.

Page 1 of 1

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Column 1,


Line 4, replace "2001-21812" with -- 2001-216812 --.

Column 24,

Line 63, replace "red" with -- wired --.

Signed and Sealed this

Seventeenth Day of May, 2005

A handwritten signature in black ink that reads "Jon W. Dudas". The signature is written in a cursive style with a large, looped initial "J".

JON W. DUDAS

Director of the United States Patent and Trademark Office

copy



Attorney Docket No.: 71450.00002
Customer No.: 35161

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of:

Makoto KOMATSUBARA et al.

Group Art Unit: 2827

Application No.: 10/195,392

Examiner: Vigushin, John B.

Patent Number: 6,841,737 *B2*

Confirmation No.: 2813

Issued: January 11, 2005

Filed: July 16, 2002

For: WIRED CIRCUIT BOARD

CERTIFICATE OF CORRECTION UNDER 37 CFR 1.322

Attention: Certificate of Corrections Branch
Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Certificate
MAR 16 2005
of Correction

Sir:

In reviewing the above-identified patent, errors were discovered therein, requiring correction. Pursuant to the provisions of 37 C.F.R. 1.322, please enter the corrections shown in the attached Certification of Correction (PTO/SB/44). The errors are:

1) Claim 7 should read --wired circuit board - - instead of "red circuit board", as originally submitted by Applicants as original Claim 9.

2) Additionally, the serial number of the Japanese application from which the present patent claims priority, was incorrectly identified as serial number 2001-21812 in column 1, line 4. Applicants' preliminary amendment adding paragraph referencing the priority claim to the Japanese Application, identified the serial number of the Japanese Application as 2001-216812.

The PTO/SB/44 attached herewith submits corrections of these two errors.

MAR 17 2005


Request for Certificate of Correction
U.S. Patent 6,841,737

Atty Dkt. No.: 71450.00002

Patentee respectfully requests issuance of the Certificate of Correction of the referenced patent, and if the Office deems it appropriate, issuance of corrected Letters Patent. Since the errors are the result of Patent Office printing mistakes, no fee is required or submitted.

However, if this is found to the contrary, please charge any shortage in fees in connection with the filing of this paper, including extension of times fees, to Deposit Account number 04-0160 and please credit any excess fees to such account.

Respectfully submitted,


Jean C. Edwards
Registration No. 41,728

DICKINSON WRIGHT PLLC
1901 L St., N.W.
Suite 800
Washington, D.C. 20036
Telephone: 202/659-6946
Facsimile: 202/659-1559
Date: **March 14, 2005**

DC 71450-2 100468v1

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number. (Also Form PTO-1050)

UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

PATENT NO. : 6,841,737 *B2*

DATED : January 11, 2005

INVENTOR(S) : Makoto KOMATSUBARA, Shigenori MORITA, Tadoa OOKAWA, and Toshio SHINTANI

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Column Number 1, Line 4: Replace "2001-21812" with --2001-216812 --.


Column Number 24, Line 63: Replace "red" with -- wired --.

MAILING ADDRESS OF SENDER:

PATENT NO. 6,841,737

Dickinson Wright, PLLC (Customer Number 35,161)
1901 L Street N.W., Ste. 800
Washington, D.C. 20036

No. of additional copies

 0

This collection of information is required by 37 CFR 1.322, 1.323, and 1.324. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 1.0 hour to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Attention Certificate of Corrections Branch, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.

MAR 17 2005



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NUMBER	PATENT NUMBER	GROUP ART UNIT	FILE WRAPPER LOCATION
10/195,392		2841	28PH

Change of Address/Power of Attorney

The following fields have been set to Customer Number 35161 on

- Correspondence Address
- Maintenance Fee Address

The address of record for Customer Number 35161 is:

DICKINSON WRIGHT PLLC
1901 L. STREET NW
SUITE 800
WASHINGTON, DC 20036

The Practitioners of record for Customer Number 35161 are:

PTO INSTRUCTIONS:

Please take the following action when the correspondence address has been changed to a customer number:

- 1) Add 'ADDRESS CHANGE TO CUSTOMER NUMBER' on the next available content line of the File Jacket.
- 2) Put a line through the old address on the File Jacket and enter the Customer Number as the new address.
- 3) File this Notice in the File Jacket.

Please take the following action when the correspondence address has NOT been changed:

- 1) File this Notice in the File Jacket

PART B - FEE(S) TRANSMITTAL

Complete and send this form, together with applicable fee(s), to: **Mail**

**Mail Stop ISS FEE
Commissioner for Patents
P.O. Box 1450
Alexandria, Virginia 22313-1450**

or **Fax** (703) 746-4000

INSTRUCTIONS: This form should be used for transmitting the ISSUE FEE and PUBLICATION FEE (if required). Blocks 1 through 5 should be completed where appropriate. All further correspondence including the Patent, advance orders and notification of maintenance fees will be mailed to the current correspondence address indicated unless corrected below or directed otherwise in Block 1, by (a) specifying a new correspondence address; and/or (b) indicating a separate "FEE ADDRESS" maintenance fee notifications.

CURRENT CORRESPONDENCE ADDRESS (Note: Use Block 1 for any change of address)

Note: A certificate of mailing can only be used for domestic mailings of Fee(s) Transmittal. This certificate cannot be used for any other accompany papers. Each additional paper, such as an assignment or formal drawing, must have its own certificate of mailing or transmission.

35161 7590 09/09/2004

DICKINSON WRIGHT PLLC
1901 L. STREET NW
SUITE 800
WASHINGTON, DC 20036

11/17/2004 HNGUYEN2 00000032 10195392

01 FC:1501 1370.00 OP
02 FC:1504 300.00 OP
03 FC:8001 30.00 OP



Certificate of Mailing or Transmission

I hereby certify that this Fee(s) Transmittal is being deposited with the United States Postal Service with sufficient postage for first class mail in an envelope addressed to the Mail Stop ISSUE FEE address above, or being facsimile transmitted to the USPTO (703) 746-4000, on the date indicated below.

(Depositor's name)
(Signature)
(Date)

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/195,392	07/16/2002	Makoto Komatsubara	30015280.0001	2813

TITLE OF INVENTION: WIRED CIRCUIT BOARD

APPLN. TYPE	SMALL ENTITY	ISSUB FEE	PUBLICATION FEE	TOTAL FEE(S) DUE	DATE DUE
nonprovisional	NO	\$1330	\$300	\$1630	12/09/2004

EXAMINER	ART UNIT	CLASS-SUBCLASS
VIGUSHIN, JOHN B	2841	174-250000

1. Change of correspondence address or indication of "Fee Address" (37 CFR 1.363).
 Change of correspondence address (or Change of Correspondence Address form PTO/SB/122) attached.
 "Fee Address" indication (or "Fee Address" Indication form PTO/SB/47; Rev 03-02 or more recent) attached. Use of a Customer Number is required.

2. For printing on the patent front page, list
 (1) the names of up to 3 registered patent attorneys or agents OR, alternatively,
 (2) the name of a single firm (having as a member a registered attorney or agent) and the names of up to 2 registered patent attorneys or agents. If no name is listed, no name will be printed.
 1 Jean C. Edwards, Esq.
 2 _____
 3 Dickinson Wright PLLC

3. ASSIGNEE NAME AND RESIDENCE DATA TO BE PRINTED ON THE PATENT (print or type)
 PLEASE NOTE: Unless an assignee is identified below, no assignee data will appear on the patent. If an assignee is identified below, the document has been filed for recordation as set forth in 37 CFR 3.11. Completion of this form is NOT a substitute for filing an assignment.
 (A) NAME OF ASSIGNEE: Nitto Denko Corporation
 (B) RESIDENCE: (CITY and STATE OR COUNTRY) Osaka, Japan

Please check the appropriate assignee category or categories (will not be printed on the patent): Individual Corporation or other private group entity Government

4a. The following fee(s) are enclosed:
 Issue Fee
 Publication Fee (No small entity discount permitted)
 Advance Order - # of Copies 10

4b. Payment of Fee(s):
 A check in the amount of the fee(s) is enclosed.
 Payment by credit card. Form PTO-2038 is attached.
 The Director is hereby authorized by charge the required fee(s), or credit any overpayment Deposit Account Number 04-1061 (enclose an extra copy of this form).

5. Change in Entity Status (from status indicated above)
 a. Applicant claims SMALL ENTITY status. See 37 CFR 1.27. b. Applicant is no longer claiming SMALL ENTITY status. See 37 CFR 1.27(g)(2).

The Director of the USPTO is requested to apply the Issue Fee and Publication Fee (if any) or to re-apply any previously paid issue fee to the application identified above. NOTE: The Issue Fee and Publication Fee (if required) will not be accepted from anyone other than the applicant; a registered attorney or agent; or the assignee or other part interest as shown by the records of the United States Patent and Trademark Office.

Authorized Signature Jean C. Edwards Date November 16, 2004
 Typed or printed name Jean C. Edwards, Esq. Registration No. 41,728

This collection of information is required by 37 CFR 1.311. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, Virginia 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 14 Alexandria, Virginia 22313-1450.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.



Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

TRANSMITTAL FORM <i>(to be used for all correspondence after initial filing)</i>	Application Number	10/195,392
	Filing Date	July 16, 2002
	First Named Inventor	Makoto KOMATSUBARA
	Art Unit	2841
	Examiner Name	John B. Vigushin
Total Number of Pages in This Submission	Attorney Docket Number	71450.00002


ENCLOSURES (Check all that apply)		
<input checked="" type="checkbox"/> Fee Transmittal Form <input checked="" type="checkbox"/> Fee Attached <input type="checkbox"/> Amendment/Reply <input type="checkbox"/> After Final <input type="checkbox"/> Affidavits/declaration(s) <input type="checkbox"/> Extension of Time Request <input type="checkbox"/> Express Abandonment Request <input type="checkbox"/> Information Disclosure Statement <input type="checkbox"/> Certified Copy of Priority Document(s) <input type="checkbox"/> Reply to Missing Parts/ Incomplete Application <input type="checkbox"/> Reply to Missing Parts under 37 CFR 1.52 or 1.53	<input type="checkbox"/> Drawing(s) <input type="checkbox"/> Licensing-related Papers <input type="checkbox"/> Petition <input type="checkbox"/> Petition to Convert to a Provisional Application <input type="checkbox"/> Power of Attorney, Revocation <input type="checkbox"/> Change of Correspondence Address <input type="checkbox"/> Terminal Disclaimer <input type="checkbox"/> Request for Refund <input type="checkbox"/> CD, Number of CD(s) _____ <input type="checkbox"/> Landscape Table on CD	<input type="checkbox"/> After Allowance Communication to TC <input type="checkbox"/> Appeal Communication to Board of Appeals and Interferences <input type="checkbox"/> Appeal Communication to TC (Appeal Notice, Brief, Reply Brief) <input type="checkbox"/> Proprietary Information <input type="checkbox"/> Status Letter <input checked="" type="checkbox"/> Other Enclosure(s) (please identify below): Part B - Fee(s) Transmittal (PTOL-85)
<div style="border: 1px solid black; padding: 2px;">Remarks</div>		

SIGNATURE OF APPLICANT, ATTORNEY, OR AGENT			
Firm Name	Dickinson Wright PLLC		
Signature	<i>Jean C. Edwards</i>		
Printed name	Jean C. Edwards		
Date	November 16, 2004	Reg. No.	41,728

CERTIFICATE OF TRANSMISSION/MAILING			
I hereby certify that this correspondence is being facsimile transmitted to the USPTO or deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450 on the date shown below:			
Signature			
Typed or printed name		Date	

This collection of information is required by 37 CFR 1.5. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.11 and 1.14. This collection is estimated to 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: **Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.**

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.



FEE TRANSMITTAL for FY 2005

Effective 10/01/2004. Patent fees are subject to annual revision.

Applicant claims small entity status. See 37 CFR 1.27

TOTAL AMOUNT OF PAYMENT (\$ 1,700

Complete if Known	
Application Number	10/195,392
Filing Date	July 16, 2002
First Named Inventor	Makoto KOMATSUBARA
Examiner Name	John B. Vigushin
Art Unit	2841
Attorney Docket No.	71450.00002

METHOD OF PAYMENT (check all that apply)

Check Credit card Money Order Other None

Deposit Account:

Deposit Account Number: 04-1061

Deposit Account Name: Dickinson Wright PLLC

The Director is authorized to: (check all that apply)

Charge fee(s) indicated below Credit any overpayments

Charge any additional fee(s) or any underpayment of fee(s)

Charge fee(s) indicated below, except for the filing fee to the above-identified deposit account.

FEE CALCULATION (continued)

3. ADDITIONAL FEES

Large Entity		Small Entity		Fee Description	Fee Paid
Fee Code	Fee (\$)	Fee Code	Fee (\$)		
1051	130	2051	65	Surcharge - late filing fee or oath	
1052	50	2052	25	Surcharge - late provisional filing fee or cover sheet	
1053	130	1053	130	Non-English specification	
1812	2,520	1812	2,520	For filing a request for <i>ex parte</i> reexamination	
1804	920*	1804	920*	Requesting publication of SIR prior to Examiner action	
1805	1,840*	1805	1,840*	Requesting publication of SIR after Examiner action	
1251	110	2251	55	Extension for reply within first month	
1252	430	2252	215	Extension for reply within second month	
1253	980	2253	490	Extension for reply within third month	
1254	1,530	2254	765	Extension for reply within fourth month	
1255	2,080	2255	1,040	Extension for reply within fifth month	
1401	340	2401	170	Notice of Appeal	
1402	340	2402	170	Filing a brief in support of an appeal	
1403	300	2403	150	Request for oral hearing	
1451	1,510	1451	1,510	Petition to institute a public use proceeding	
1452	110	2452	55	Petition to revive - unavoidable	
1453	1,370	2453	685	Petition to revive - unintentional	
1501	1,370	2501	685	Utility issue fee (or reissue)	1,370
1502	490	2502	245	Design issue fee	
1503	660	2503	330	Plant issue fee	
1460	130	1460	130	Petitions to the Commissioner	
1807	50	1807	50	Processing fee under 37 CFR 1.17(q)	
1806	180	1806	180	Submission of Information Disclosure Stmt	
8021	40	8021	40	Recording each patent assignment per property (times number of properties)	
1809	790	2809	395	Filing a submission after final rejection (37 CFR 1.129(a))	
1810	790	2810	395	For each additional invention to be examined (37 CFR 1.129(b))	
1801	790	2801	395	Request for Continued Examination (RCE)	
1802	900	1802	900	Request for expedited examination of a design application	
Other fee (specify)					330
*Reduced by Basic Filing Fee Paid					
SUBTOTAL (3)					(\$ 1,700

FEE CALCULATION

1. BASIC FILING FEE

Large Entity		Small Entity		Fee Description	Fee Paid
Fee Code	Fee (\$)	Fee Code	Fee (\$)		
1001	790	2001	395	Utility filing fee	
1002	350	2002	175	Design filing fee	
1003	550	2003	275	Plant filing fee	
1004	790	2004	395	Reissue filing fee	
1005	160	2005	80	Provisional filing fee	
SUBTOTAL (1)					(\$)

2. EXTRA CLAIM FEES FOR UTILITY AND REISSUE

Total Claims: -20** = X =

Independent Claims: -3** = X =

Multiple Dependent: =

Large Entity		Small Entity		Fee Description	Fee Paid
Fee Code	Fee (\$)	Fee Code	Fee (\$)		
1202	18	2202	9	Claims in excess of 20	
1201	88	2201	44	Independent claims in excess of 3	
1203	300	2203	150	Multiple dependent claim, if not paid	
1204	88	2204	44	** Reissue independent claims over original patent	
1205	18	2205	9	** Reissue claims in excess of 20 and over original patent	
SUBTOTAL (2)					(\$)

**or number previously paid, if greater; For Reissues, see above

SUBMITTED BY (Complete if applicable)

Name (Print/Type)	Jean C. Edwards	Registration No. (Attorney/Agent)	41,728	Telephone	202/659-6946
Signature	<i>Jean C. Edwards</i>	Date	November 16, 2004		

WARNING: Information on this form may become public. Credit card information should not be included on this form. Provide credit card information and authorization on PTO-2038.

This collection of information is required by 37 CFR 1.17 and 1.27. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.



NOTICE OF ALLOWANCE AND FEE(S) DUE

35161 7590 09/09/2004

DICKINSON WRIGHT PLLC
1901 L. STREET NW
SUITE 800
WASHINGTON, DC 20036

EXAMINER

VIGUSHIN, JOHN B

ART UNIT PAPER NUMBER

2841

DATE MAILED: 09/09/2004

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/195,392	07/16/2002	Makoto Komatsubara	30015280.0001	2813

TITLE OF INVENTION: WIRED CIRCUIT BOARD

APPLN. TYPE	SMALL ENTITY	ISSUE FEE	PUBLICATION FEE	TOTAL FEE(S) DUE	DATE DUE
nonprovisional	NO	\$1330	\$300	\$1630	12/09/2004

THE APPLICATION IDENTIFIED ABOVE HAS BEEN EXAMINED AND IS ALLOWED FOR ISSUANCE AS A PATENT PROSECUTION ON THE MERITS IS CLOSED. THIS NOTICE OF ALLOWANCE IS NOT A GRANT OF PATENT RIGHT THIS APPLICATION IS SUBJECT TO WITHDRAWAL FROM ISSUE AT THE INITIATIVE OF THE OFFICE OR UPO PETITION BY THE APPLICANT. SEE 37 CFR 1.313 AND MPEP 1308.

THE ISSUE FEE AND PUBLICATION FEE (IF REQUIRED) MUST BE PAID WITHIN THREE MONTHS FROM THE MAILING DATE OF THIS NOTICE OR THIS APPLICATION SHALL BE REGARDED AS ABANDONED. THE STATUTORY PERIOD CANNOT BE EXTENDED. SEE 35 U.S.C. 151. THE ISSUE FEE DUE INDICATED ABOVE REFLECTS A CREDIT FOR ANY PREVIOUSLY PAID ISSUE FEE APPLIED IN THIS APPLICATION. THE PTOL-85B (OR AN EQUIVALENT) MUST BE RETURNED WITHIN THIS PERIOD EVEN IF NO FEE IS DUE OR THE APPLICATION WILL BE REGARDED AS ABANDONED.

HOW TO REPLY TO THIS NOTICE:

I. Review the SMALL ENTITY status shown above.

If the SMALL ENTITY is shown as YES, verify your current SMALL ENTITY status:

A. If the status is the same, pay the TOTAL FEE(S) DUE shown above.

B. If the status above is to be removed, check box 5b on Part B - Fee(s) Transmittal and pay the PUBLICATION FEE (if required) and twice the amount of the ISSUE FEE shown above, or

If the SMALL ENTITY is shown as NO:

A. Pay TOTAL FEE(S) DUE shown above, or

B. If applicant claimed SMALL ENTITY status before, or is not claiming SMALL ENTITY status, check box 5a on Part B - Fee Transmittal and pay the PUBLICATION FEE (if required) and 1 the ISSUE FEE shown above.

II. PART B - FEE(S) TRANSMITTAL should be completed and returned to the United States Patent and Trademark Office (USPTO) with your ISSUE FEE and PUBLICATION FEE (if required). Even if the fee(s) have already been paid, Part B - Fee(s) Transmittal should be completed and returned. If you are charging the fee(s) to your deposit account, section "4b" of Part B - Fee(s) Transmittal should be completed and an extra copy of the form should be submitted.

III. All communications regarding this application must give the application number. Please direct all communications prior to issuance Mail Stop ISSUE FEE unless advised to the contrary.

IMPORTANT REMINDER: Utility patents issuing on applications filed on or after Dec. 12, 1980 may require payment of maintenance fees. It is the patentee's responsibility to ensure timely payment of maintenance fees when due.

PART B - FEE(S) TRANSMITTAL

Complete and send this form, together with applicable fee(s), to: **Mail**

**Mail Stop ISSUE FEE
Commissioner for Patents
P.O. Box 1450
Alexandria, Virginia 22313-1450
(703) 746-4000**

or **Fax**

INSTRUCTIONS: This form should be used for transmitting the ISSUE FEE and PUBLICATION FEE (if required). Blocks 1 through 5 should be completed where appropriate. All further correspondence including the Patent, advance orders and notification of maintenance fees will be mailed to the current correspondence address indicated unless corrected below or directed otherwise in Block 1, by (a) specifying a new correspondence address; and/or (b) indicating a separate "FEE ADDRESS" maintenance fee notifications.

CURRENT CORRESPONDENCE ADDRESS (Note: Use Block 1 for any change of address)

Note: A certificate of mailing can only be used for domestic mailings of Fee(s) Transmittal. This certificate cannot be used for any other accompany papers. Each additional paper, such as an assignment or formal drawing, must have its own certificate of mailing or transmission.

35161 7590 09/09/2004

**DICKINSON WRIGHT PLLC
1901 L. STREET NW
SUITE 800
WASHINGTON, DC 20036**

Certificate of Mailing or Transmission

I hereby certify that this Fee(s) Transmittal is being deposited with the United States Postal Service with sufficient postage for first class mail in an envelope addressed to the Mail Stop ISSUE FEE address above, or being facsimile transmitted to the USPTO (703) 746-4000, on the date indicated below.

_____ (Depositor's name)
_____ (Signature)
_____ (Date)

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/195,392	07/16/2002	Makoto Komatsubara	30015280.0001	2813

TITLE OF INVENTION: WIRED CIRCUIT BOARD

APPLN. TYPE	SMALL ENTITY	ISSUE FEE	PUBLICATION FEE	TOTAL FEE(S) DUE	DATE DUE
nonprovisional	NO	\$1330	\$300	\$1630	12/09/2004

EXAMINER	ART UNIT	CLASS-SUBCLASS
VIGUSHIN, JOHN B	2841	174-250000

1. Change of correspondence address or indication of "Fee Address" (37 CFR 1.563).

- Change of correspondence address (or Change of Correspondence Address form PTO/SB/122) attached.
- "Fee Address" indication (or "Fee Address" Indication form PTO/SB/47; Rev 03-02 or more recent) attached. Use of a **Customer Number is required.**

2. For printing on the patent front page, list

- (1) the names of up to 3 registered patent attorneys or agents OR, alternatively, 1 _____
- (2) the name of a single firm (having as a member a registered attorney or agent) and the names of up to 2 registered patent attorneys or agents. If no name is listed, no name will be printed. 2 _____
- 3 _____

3. ASSIGNEE NAME AND RESIDENCE DATA TO BE PRINTED ON THE PATENT (print or type)

PLEASE NOTE: Unless an assignee is identified below, no assignee data will appear on the patent. If an assignee is identified below, the document has been filed for recordation as set forth in 37 CFR 3.11. Completion of this form is NOT a substitute for filing an assignment.

(A) NAME OF ASSIGNEE

(B) RESIDENCE: (CITY and STATE OR COUNTRY)

Please check the appropriate assignee category or categories (will not be printed on the patent): Individual Corporation or other private group entity Government

4a. The following fee(s) are enclosed:

- Issue Fee
- Publication Fee (No small entity discount permitted)
- Advance Order - # of Copies _____

4b. Payment of Fee(s):

- A check in the amount of the fee(s) is enclosed.
- Payment by credit card. Form PTO-2038 is attached.
- The Director is hereby authorized by charge the required fee(s), or credit any overpayment Deposit Account Number _____ (enclose an extra copy of this form).

5. Change in Entity Status (from status indicated above)

- a. Applicant claims SMALL ENTITY status. See 37 CFR 1.27. b. Applicant is no longer claiming SMALL ENTITY status. See 37 CFR 1.27(g)(2).

The Director of the USPTO is requested to apply the Issue Fee and Publication Fee (if any) or to re-apply any previously paid issue fee to the application identified above. NOTE: The Issue Fee and Publication Fee (if required) will not be accepted from anyone other than the applicant; a registered attorney or agent; or the assignee or other party interest as shown by the records of the United States Patent and Trademark Office.

Authorized Signature _____

Date _____

Typed or printed name _____

Registration No. _____

This collection of information is required by 37 CFR 1.311. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, Virginia 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 14 Alexandria, Virginia 22313-1450.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

Table with 5 columns: APPLICATION NO., FILING DATE, FIRST NAMED INVENTOR, ATTORNEY DOCKET NO., CONFIRMATION NO.
10/195,392 07/16/2002 Makoto Komatsubara 30015280.0001 2813

35161 7590 09/09/2004
DICKINSON WRIGHT PLLC
1901 L. STREET NW
SUITE 800
WASHINGTON, DC 20036

EXAMINER

VIGUSHIN, JOHN B

ART UNIT PAPER NUMBER

2841

DATE MAILED: 09/09/2004

Determination of Patent Term Adjustment under 35 U.S.C. 154 (b)
(application filed on or after May 29, 2000)

The Patent Term Adjustment to date is 0 day(s). If the issue fee is paid on the date that is three months after the mailing date of this notice and the patent issues on the Tuesday before the date that is 28 weeks (six and a half months) after the mailing date of this notice, the Patent Term Adjustment will be 0 day(s).

If a Continued Prosecution Application (CPA) was filed in the above-identified application, the filing date that determines Patent Term Adjustment is the filing date of the most recent CPA.

Applicant will be able to obtain more detailed information by accessing the Patent Application Information Retrieval (PAIR) WEB site (http://pair.uspto.gov).

Any questions regarding the Patent Term Extension or Adjustment determination should be directed to the Office Patent Legal Administration at (703) 305-1383. Questions relating to issue and publication fee payments should be directed to the Customer Service Center of the Office of Patent Publication at (703) 305-8283.



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

Table with 5 columns: APPLICATION NO., FILING DATE, FIRST NAMED INVENTOR, ATTORNEY DOCKET NO., CONFIRMATION NO.

DICKINSON WRIGHT PLLC
1901 L. STREET NW
SUITE 800
WASHINGTON, DC 20036

EXAMINER
VIGUSHIN, JOHN B

ART UNIT
PAPER NUMBER
2841

DATE MAILED: 09/09/2004

Notice of Fee Increase on October 1, 2004

If a reply to a "Notice of Allowance and Fee(s) Due" is filed in the Office on or after October 1, 2004, then the amount due will be higher than that set forth in the "Notice of Allowance and Fee(s) Due" because an increase in fee effective on October 1, 2004 is anticipated.

The current fee schedule is accessible from WEB site (http://www.uspto.gov/main/howtofees.htm).

If the fee paid is the amount shown on the "Notice of Allowance and Fee(s) Due" but not the correct amount in view of the fee increase, a "Notice of Pay Balance of Issue Fee" will be mailed to applicant.

Effective October 1, 2004, 37 CFR 1.18 is proposed to be amended by revising paragraphs (a) through (c) to read set forth below.

Section 1.18 Patent post allowance (including issue) fees.

- (a) Issue fee for issuing each original or reissue patent, except a design or plant patent:
By a small entity (Sec. 1.27(a))..... \$670.00
By other than a small entity..... \$1,340.00
(b) Issue fee for issuing a design patent:
By a small entity (Sec. 1.27(a))..... \$245.00
By other than a small entity..... \$490.00
(c) Issue fee for issuing a plant patent:
By a small entity (Sec. 1.27(a))..... \$325.00
By other than a small entity..... \$650.00

Questions relating to issue and publication fee payments should be directed to the Customer Service Center of the Office of Patent Publication at (703) 305-8283.

Notice of Allowability	Application No.	Applicant(s)	
	10/195,392	KOMATSUBARA ET AL.	
	Examiner	Art Unit	
	John B. Vigushin	2841	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address--

All claims being allowable, PROSECUTION ON THE MERITS IS (OR REMAINS) CLOSED in this application. If not included herewith (or previously mailed), a Notice of Allowance (PTOL-85) or other appropriate communication will be mailed in due course. **THIS NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT RIGHTS.** This application is subject to withdrawal from issue at the initiative of the Office or upon petition by the applicant. See 37 CFR 1.313 and MPEP 1308.

1. This communication is responsive to 20 August 2004.
2. The allowed claim(s) is/are 2-6, 8 and 9 (renumbered as Claims 1-7, respectively).
3. The drawings filed on 20 February 2004 are accepted by the Examiner.
4. Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
 - a) All b) Some* c) None of the:
 1. Certified copies of the priority documents have been received.
 2. Certified copies of the priority documents have been received in Application No. _____.
 3. Copies of the certified copies of the priority documents have been received in this national stage application from the International Bureau (PCT Rule 17.2(a)).

* Certified copies not received: _____.


Applicant has THREE MONTHS FROM THE "MAILING DATE" of this communication to file a reply complying with the requirements noted below. Failure to timely comply will result in ABANDONMENT of this application.
THIS THREE-MONTH PERIOD IS NOT EXTENDABLE.

5. A SUBSTITUTE OATH OR DECLARATION must be submitted. Note the attached EXAMINER'S AMENDMENT or NOTICE OF INFORMAL PATENT APPLICATION (PTO-152) which gives reason(s) why the oath or declaration is deficient.
6. CORRECTED DRAWINGS (as "replacement sheets") must be submitted.
 - (a) including changes required by the Notice of Draftsperson's Patent Drawing Review (PTO-948) attached
 - 1) hereto or 2) to Paper No./Mail Date _____.
 - (b) including changes required by the attached Examiner's Amendment / Comment or in the Office action of Paper No./Mail Date _____.

Identifying indicia such as the application number (see 37 CFR 1.84(c)) should be written on the drawings in the front (not the back) of each sheet. Replacement sheet(s) should be labeled as such in the header according to 37 CFR 1.121(d).
7. DEPOSIT OF and/or INFORMATION about the deposit of BIOLOGICAL MATERIAL must be submitted. Note the attached Examiner's comment regarding REQUIREMENT FOR THE DEPOSIT OF BIOLOGICAL MATERIAL.

Attachment(s)

- | | |
|---|---|
| <ol style="list-style-type: none"> 1. <input type="checkbox"/> Notice of References Cited (PTO-892) 2. <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) 3. <input type="checkbox"/> Information Disclosure Statements (PTO-1449 or PTO/SB/08), Paper No./Mail Date _____ 4. <input type="checkbox"/> Examiner's Comment Regarding Requirement for Deposit of Biological Material | <ol style="list-style-type: none"> 5. <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) 6. <input type="checkbox"/> Interview Summary (PTO-413), Paper No./Mail Date _____ 7. <input type="checkbox"/> Examiner's Amendment/Comment 8. <input type="checkbox"/> Examiner's Statement of Reasons for Allowance 9. <input type="checkbox"/> Other _____ |
|---|---|


 John B. Vigushin
 Primary Examiner
 Art Unit: 2841



Attorney Docket No.: 71450.00002
Customer No.: 35161

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of:

Makoto KOMATSUBARA et al.

Group Art Unit: 2827

Application No.: 10/195,392

Examiner: Vigushin, John B.

Confirmation No.: 2813

Filed: July 16, 2002

For: WIRED CIRCUIT BOARD

AMENDMENT UNDER 37 C.F.R. § 1.116

MAIL STOP AF


Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

INTRODUCTORY REMARKS




Sir:

In response to the Final Office Action dated May 21, 2004, please amend the above-identified application as follows:

*OK to ENTER - Vigushin & Vigushin
09/02/04*

Issue Classification 	Application No.	Applicant(s)	
	10/195,392	KOMATSUBARA ET AL.	
	Examiner	Art Unit	
	John B. Vigushin	2841	

ISSUE CLASSIFICATION										
ORIGINAL				CROSS REFERENCE(S)						
CLASS		SUBCLASS		CLASS	SUBCLASS (ONE SUBCLASS PER BLOCK)					
174		250		174	255	257	258			
INTERNATIONAL CLASSIFICATION										
H	0	5	K							
				7/06						
				/						
				/						
				/						
				/						

 (Assistant Examiner) (Date)	 John B. Vigushin September 02, 2004 (Primary Examiner) (Date)	Total Claims Allowed: 7				
 (Legal Instruments Examiner) (Date)		<table border="1"> <tr> <td>O.G. Print Claim(s)</td> <td>O.G. Print Fig.</td> </tr> <tr> <td style="text-align: center;">1</td> <td style="text-align: center;">1(a),(b)</td> </tr> </table>	O.G. Print Claim(s)	O.G. Print Fig.	1	1(a),(b)
O.G. Print Claim(s)	O.G. Print Fig.					
1	1(a),(b)					

<input type="checkbox"/> Claims renumbered in the same order as presented by applicant		<input type="checkbox"/> CPA		<input type="checkbox"/> T.D.		<input type="checkbox"/> R.1.47	
Final	Original	Final	Original	Final	Original	Final	Original
	1		31		61		91
1	2		32		62		92
2	3		33		63		93
3	4		34		64		94
4	5		35		65		95
5	6		36		66		96
	7		37		67		97
6	8		38		68		98
7	9		39		69		99
	10		40		70		100
	11		41		71		101
	12		42		72		102
	13		43		73		103
	14		44		74		104
	15		45		75		105
	16		46		76		106
	17		47		77		107
	18		48		78		108
	19		49		79		109
	20		50		80		110
	21		51		81		111
	22		52		82		112
	23		53		83		113
	24		54		84		114
	25		55		85		115
	26		56		86		116
	27		57		87		117
	28		58		88		118
	29		59		89		119
	30		60		90		120
							121
							122
							123
							124
							125
							126
							127
							128
							129
							130
							131
							132
							133
							134
							135
							136
							137
							138
							139
							140
							141
							142
							143
							144
							145
							146
							147
							148
							149
							150
							151
							152
							153
							154
							155
							156
							157
							158
							159
							160
							161
							162
							163
							164
							165
							166
							167
							168
							169
							170
							171
							172
							173
							174
							175
							176
							177
							178
							179
							180
							181
							182
							183
							184
							185
							186
							187
							188
							189
							190
							191
							192
							193
							194
							195
							196
							197
							198
							199
							200
							201
							202
							203
							204
							205
							206
							207
							208
							209
							210



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
 United States Patent and Trademark Office
 Address: COMMISSIONER FOR PATENTS
 P.O. Box 1450
 Alexandria, Virginia 22313-1450
 www.uspto.gov

BIBDATASHEET

CONFIRMATION NO. 2813

Bib Data Sheet

SERIAL NUMBER 10/195,392	FILING DATE 07/16/2002 RULE	CLASS 361 174	GROUP ART UNIT 2841	ATTORNEY DOCKET NO. 30015280.0001
-----------------------------	---------------------------------------	--------------------------------	------------------------	--------------------------------------

APPLICANTS

Makoto Komatsubara, Osaka, JAPAN;
 Shigenori Morita, Osaka, JAPAN;
 Tadao Ookawa, Osaka, JAPAN; Toshio Shintani, Osaka, JAPAN;

** CONTINUING DATA *****

NONE *JBV*

** FOREIGN APPLICATIONS *****

JAPAN 2001-216812 07/17/2001

JBV

IF REQUIRED, FOREIGN FILING LICENSE GRANTED

** 09/17/2002

Foreign Priority claimed 35 USC 119 (a-d) conditions met	<input checked="" type="checkbox"/> yes <input type="checkbox"/> no <input checked="" type="checkbox"/> yes <input type="checkbox"/> no <input type="checkbox"/> Met after Allowance	STATE OR COUNTRY	SHEETS DRAWING	TOTAL CLAIMS	INDEPENDENT CLAIMS
Verified and Acknowledged	Examiner's Signature <i>[Signature]</i> Initials <i>JBV</i>	JAPAN	15	87	84

ADDRESS

35161
 DICKINSON WRIGHT PLLC
 1901 L. STREET NW
 SUITE 800
 WASHINGTON , DC
 20036

TITLE

Wired circuit board

FILING FEE RECEIVED 992
 FEES: Authority has been given in Paper No. _____ to charge/credit DEPOSIT ACCOUNT No. _____ for following:

- All Fees
- 1.16 Fees (Filing)
- 1.17 Fees (Processing Ext. of time)
- 1.18 Fees (Issue)
- Other _____

Search Notes



Application No.

10/195,392

Applicant(s)

KOMATSUBARA ET AL.

Examiner

John B. Vigushin

Art Unit

2841

SEARCHED

Class	Subclass	Date	Examiner
361	749-751	6/15/2003	JBV
174	254	6/15/2003	JBV
Search	Updated	11/24/2003	JBV
174	250	11/24/2003	JBV
	255-258		
	261		
Search	Updated	5/19/2004	JBV

**SEARCH NOTES
(INCLUDING SEARCH STRATEGY)**

	DATE	EXMR
EAST Text Search (see print-out)	6/15/2003	JBV
EAST Text Search (see print-out)	11/24/2003	JBV
EAST Text Search (see print-out)	5/19/2004	JBV

INTERFERENCE SEARCHED

Class	Subclass	Date	Examiner
174	250, 255,	9/2/2004	JBV
	257, 258		

PATENT APPLICATION FEE DETERMINATION RECORD
Effective October 1, 2003

Application or Docket Number

10/195 392

CLAIMS AS FILED - PART I

	(Column 1)	(Column 2)
TOTAL CLAIMS		
FOR	NUMBER FILED	NUMBER EXTRA
TOTAL CHARGEABLE CLAIMS	minus 20 =	
INDEPENDENT CLAIMS	minus 3 =	
MULTIPLE DEPENDENT CLAIM PRESENT <input type="checkbox"/>		

* If the difference in column 1 is less than zero, enter 0 in column 2.

SMALL ENTITY TYPE

OR OTHER THAN SMALL ENTITY

RATE	FEE		RATE	FEE
BASIC FEE	385.00	OR	BASIC FEE	770.00
XS 9=		OR	XS18=	
X43=		OR	X86=	
+145=		OR	+290=	
TOTAL		OR	TOTAL	

CLAIMS AS AMENDED - PART II

AMENDMENT A	CLAIMS REMAINING AFTER AMENDMENT	MINUS	HIGHEST NUMBER PREVIOUSLY PAID FOR	PRESENT EXTRA
Total	9	Minus	20	/
Independent	6	Minus	6	/
FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM <input type="checkbox"/>				

SMALL ENTITY

OR OTHER THAN SMALL ENTITY

RATE	ADDITIONAL FEE		RATE	ADDITIONAL FEE
XS 9=		OR	XS18=	
X43=		OR	X86=	
+145=		OR	+290=	
TOTAL ADDIT. FEE		OR	TOTAL ADDIT. FEE	

8-20-04

AMENDMENT B	(Column 1) CLAIMS REMAINING AFTER AMENDMENT	MINUS	(Column 2) HIGHEST NUMBER PREVIOUSLY PAID FOR	(Column 3) PRESENT EXTRA
Total	7	Minus	20	=
Independent	4	Minus	6	=
FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM <input type="checkbox"/>				


RATE	ADDITIONAL FEE		RATE	ADDITIONAL FEE
XS 9=		OR	XS18=	
X43=		OR	X86=	
+145=		OR	+290=	
TOTAL ADDIT. FEE		OR	TOTAL ADDIT. FEE	

AMENDMENT C	(Column 1) CLAIMS REMAINING AFTER AMENDMENT	MINUS	(Column 2) HIGHEST NUMBER PREVIOUSLY PAID FOR	(Column 3) PRESENT EXTRA
Total		Minus		=
Independent		Minus		=
FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM <input type="checkbox"/>				

RATE	ADDITIONAL FEE		RATE	ADDITIONAL FEE
XS 9=		OR	XS18=	
X43=		OR	X86=	
+145=		OR	+290=	
TOTAL ADDIT. FEE		OR	TOTAL ADDIT. FEE	

- * If the entry in column 1 is less than the entry in column 2, write "0" in column 3.
 - ** If the "Highest Number Previously Paid For" IN THIS SPACE is less than "20,"
 - *** If the "Highest Number Previously Paid For" IN THIS SPACE is less than 3, enter "3."
- The "Highest Number Previously Paid For" (Total or Independent) is the highest number found in the appropriate box in column 1.

CLAIMS ONLY							Application Number 10/195392	Filing Date		
							Applicant(s)			
8-20-09							* May be used for additional claims or amendments			
CLAIMS	AS FILED		AFTER FIRST AMENDMENT		AFTER SECOND AMENDMENT					
	Indep	Depend	Indep	Depend	Indep	Depend	Indep	Depend	Indep	Depend
1										
2										
3										
4										
5										
6										
7										
8										
9										
10										
11										
12										
13										
14										
15										
16										
17										
18										
19										
20										
21										
22										
23										
24										
25										
26										
27										
28										
29										
30										
31										
32										
33										
34										
35										
36										
37										
38										
39										
40										
41										
42										
43										
44										
45										
46										
47										
48										
49										
50										
Total Indep			4							
Total Depend			3							
Total Claims			7							
51										
52										
53										
54										
55										
56										
57										
58										
59										
60										
61										
62										
63										
64										
65										
66										
67										
68										
69										
70										
71										
72										
73										
74										
75										
76										
77										
78										
79										
80										
81										
82										
83										
84										
85										
86										
87										
88										
89										
90										
91										
92										
93										
94										
95										
96										
97										
98										
99										
100										
Total Indep										
Total Depend										
Total Claims										



LFW AF

Approved for use through 07/31/2006. OMB 0651-0031
 U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

TRANSMITTAL FORM <i>(to be used for all correspondence after initial filing)</i>	Application Number	10/195,392	
	Filing Date	July 16, 2002	
	First Named Inventor	Makoto KOMATSUBARA	
	Art Unit	2827	
	Examiner Name	Vigushin, John B.	
Total Number of Pages in This Submission	6	Attorney Docket Number	71450.00002

ENCLOSURES (Check all that apply)				
<input type="checkbox"/> Fee Transmittal Form <input type="checkbox"/> Fee Attached <input checked="" type="checkbox"/> Amendment/Reply <input checked="" type="checkbox"/> After Final <input type="checkbox"/> Affidavits/declaration(s) <input type="checkbox"/> Extension of Time Request <input type="checkbox"/> Express Abandonment Request <input type="checkbox"/> Information Disclosure Statement <input type="checkbox"/> Certified Copy of Priority Document(s) <input type="checkbox"/> Response to Missing Parts/ Incomplete Application <input type="checkbox"/> Response to Missing Parts under 37 CFR 1.52 or 1.53	<input type="checkbox"/> Drawing(s) <input type="checkbox"/> Licensing-related Papers <input type="checkbox"/> Petition <input type="checkbox"/> Petition to Convert to a Provisional Application <input type="checkbox"/> Power of Attorney, Revocation <input type="checkbox"/> Change of Correspondence Address <input type="checkbox"/> Terminal Disclaimer <input type="checkbox"/> Request for Refund <input type="checkbox"/> CD, Number of CD(s) _____	<input type="checkbox"/> After Allowance communication to Technology Center (TC) <input type="checkbox"/> Appeal Communication to Board of Appeals and Interferences <input type="checkbox"/> Appeal Communication to TC (Appeal Notice, Brief, Reply Brief) <input type="checkbox"/> Proprietary Information <input type="checkbox"/> Status Letter <input type="checkbox"/> Other Enclosure(s) (please identify below):		
<table border="1" style="width: 100%;"> <tr> <td style="width: 100px;">Remarks</td> <td></td> </tr> </table>			Remarks	
Remarks				

SIGNATURE OF APPLICANT, ATTORNEY, OR AGENT	
Firm or Individual name	Jean C. Edwards, Esq., Reg. No. 41,728 Dickinson Wright PLLC 1901 L Street, NW, Suite 800, WDC 20036
Signature	<i>Jean C. Edwards</i>
Date	August 20, 2004

CERTIFICATE OF TRANSMISSION/MAILING			
I hereby certify that this correspondence is being facsimile transmitted to the USPTO or deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450 on the date shown below.			
Typed or printed name			
Signature		Date	

This collection of information is required by 37 CFR 1.5. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.



Attorney Docket No.: 71450.00002
Customer No.: 35161

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of:

Makoto KOMATSUBARA et al.

Group Art Unit: 2827

Application No.: 10/195,392

Examiner: Vigushin, John B.

Confirmation No.: 2813

Filed: July 16, 2002

For: WIRED CIRCUIT BOARD

AMENDMENT UNDER 37 C.F.R. § 1.116

MAIL STOP AF
Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

INTRODUCTORY REMARKS

Sir:

In response to the Final Office Action dated May 21, 2004, please amend the above-identified application as follows:

AMENDMENTS TO THE CLAIMS:

1. (Canceled)

2. (Previously Presented) A wired circuit board comprising a metal supporting layer, a first insulating layer formed on the metal supporting layer, a conductive pattern formed on the first insulating layer, a second insulating layer formed on the conductive pattern, and an opening, formed at the same position of the conductive pattern, for allowing the metal supporting layer and the first insulating layer, and the second insulating layer to open, so as to form a terminal portion in which front and back sides of the conductive pattern are exposed,

wherein at least any one of the first insulating layer, the second insulating layer and the conductive pattern has reinforcing portions for reinforcing the conductive pattern formed at the ends of the opening in crossing areas where ends of the opening and the conductive pattern cross each other.

3. (Original) The wired circuit board according to Claim 2, wherein the wired circuit board is a suspension board with circuit.

4. (Previously Presented) A wired circuit board comprising a first insulating layer, a conductive pattern formed on the first insulating layer, a second insulating layer formed on the conductive pattern, and an opening, formed at the same position of the conductive pattern, for allowing the first insulating layer and the second insulating layer to open, so as to form a terminal portion in which front and back sides of the conductive pattern are exposed,

wherein the conductive pattern has widened portions formed to extend in a widthwise direction substantially orthogonal to an extending direction of the conductive pattern in crossing areas where ends of the opening and the conductive pattern cross each other.

5. (Previously Presented) A wired circuit board comprising a metal supporting layer, a first insulating layer formed on the metal supporting layer, a conductive pattern formed on the first insulating layer, a second insulating layer formed on the conductive pattern, and an opening, formed at the same position of the conductive pattern, for allowing the metal supporting layer and the first insulating layer, and the second insulating layer to open, so as to form a terminal portion in which front and back sides of the conductive pattern are exposed,

wherein the conductive pattern has widened portions formed to extend in a widthwise direction substantially orthogonal to an extending direction of the conductive pattern in crossing areas where ends of the opening and the conductive pattern cross each other.

6. (Original) The wired circuit board according to Claim 5, wherein the wired circuit board is a suspension board with circuit.

7. (Canceled)

8. (Previously Presented) A wired circuit board comprising a metal supporting layer, a first insulating layer formed on the metal supporting layer, a conductive pattern formed on the first insulating layer, a second insulating layer formed on the conductive pattern, and an opening, formed at the same position of the conductive pattern, for allowing the metal

supporting layer and the first insulating layer, and the second insulating layer to open, so as to form a terminal portion in which front and back sides of the conductive pattern are exposed,

wherein at least one of the first insulating layer and the second insulating layer have projections projecting from ends of the opening onto the conductive pattern in the opening in the crossing areas where the ends of the opening and the conductive pattern cross each other.

9. (Original) The wired circuit board according to Claim 8, wherein the wired circuit board is a suspension board with circuit.

REMARKS

Claims 2-9 are presently pending in the application. Claims 2-6, 8 and 9 are allowed, and Claims 1 and 7 have been canceled without prejudice or disclaimer. Reconsideration and allowance of all claims are respectfully requested.

The Examiner has finally rejected Claims 1 and 7 under 35 U.S.C. §102(b) as being anticipated by Iwayama et al.


Although the Applicants disagree with the Examiner's characterization of the claims, in order to move prosecution forward, Claims 1 and 7 have been canceled without prejudice or disclaimer.

Accordingly, the application is in form for allowance and such action is hereby solicited.

If the Examiner believes that there is any issue which could be resolved by a telephone or personal interview, the Examiner is respectfully requested to contact the undersigned attorney at the telephone number listed below.

Applicants hereby petition for any extension of time which may be required to maintain the pendency of this case, and any required fee for such an extension is to be charged to Deposit Account No. 04-1061.

Respectfully submitted,


Jean C. Edwards
Registration No. 41,728

DICKINSON WRIGHT PLLC
1901 L St., N.W.
Suite 800
Washington, D.C. 20036
Telephone: 202/659-6946
Facsimile: 202/659-1559
Date: **August 20, 2004**

DC 71450-2 95711



UNITED STATES PATENT AND TRADEMARK OFFICE

an

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/195,392	07/16/2002	Makoto Komatsubara	30015280.0001	2813
------------	------------	--------------------	---------------	------

35161	7590	05/21/2004		
-------	------	------------	--	--

DICKINSON WRIGHT PLLC
1901 L. STREET NW
SUITE 800
WASHINGTON, DC 20036

EXAMINER

VIGUSHIN, JOHN B.

ART UNIT	PAPER NUMBER
----------	--------------

2827

DATE MAILED: 05/21/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No. 10/195,392	Applicant(s) KOMATSUBARA ET AL.	
Examiner John B. Vigushin	Art Unit 2827	<i>AV</i>

-- The MAILING DATE of this communication appears on the cover sheet with the correspondenc address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) Responsive to communication(s) filed on 20 February 2004.
- 2a) This action is FINAL. 2b) This action is non-final.
- 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) Claim(s) 1-9 is/are pending in the application.
4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) Claim(s) 2-6, 8 and 9 is/are allowed.
- 6) Claim(s) 1 and 7 is/are rejected.
- 7) Claim(s) _____ is/are objected to.
- 8) Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) The specification is objected to by the Examiner.
- 10) The drawing(s) filed on 20 February 2004 is/are: a) accepted or b) objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
a) All b) Some * c) None of:
1. Certified copies of the priority documents have been received.
2. Certified copies of the priority documents have been received in Application No. _____.
3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) Notice of References Cited (PTO-892)
- 2) Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____
- 4) Interview Summary (PTO-413)
Paper No(s)/Mail Date _____
- 5) Notice of Informal Patent Application (PTO-152)
- 6) Other: _____

DETAILED ACTION

1. The present Office Action is responsive to Applicant's Amendment filed February 20, 2004. The Examiner acknowledges the amendments to Claims 1 and 7. Claims 1-9 remain pending in the instant amended Application.
2. The Examiner further acknowledges the receipt of the corrected Formal Drawings, filed February 20, 2004, which have been approved by the Examiner.
3. The Examiner further acknowledges the receipt of the verified translation of priority document JP 2001-216812 which has been reviewed by the Examiner and which perfects the claim to foreign priority of the above-cited document having the official filing date of July 17, 2001.
4. The Examiner further acknowledges the Applicant's statement, bridging pp. 7-8 in the Remarks section of the above-cited instant Amendment, that the 35 USC § 102(e)/103(c) Yamato et al. reference (US 6,388,201 B2) and the instant Application were owned by the same assignee at the time the invention was made, in accordance with MPEP § 706.02(I)(1) and § 706.02(I)(2). Therefore, the Examiner's 35 USC § 103(a) rejections, in the previous Office Action of November 28, 2003, of Applicant's Claims 2, 3, 8 and 9 using Yamato et al. have been withdrawn.
5. The Examiner further acknowledges that the perfection of foreign priority, as indicated in section 3, above, precludes a 35 USC § 102(e) lack of novelty rejection based on the above-cited Yamato et al. reference (US 6,388,201 B2).

References Based On Prior Art

6. The following references were relied upon for the rejections hereinbelow:

Iwayama et al. (US 5,446,245)*

*Already made of record in the instant Application.

Claim Rejections - 35 USC § 102

7. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

8. Claims 1 and 7 are rejected under 35 U.S.C. 102(b) as being anticipated by Iwayama et al.

A) As to Claim 1, Iwayama et al. discloses, in Figs. 1, 2 and 3C: a wired circuit board comprising a first insulating layer 4, a conductive pattern 2 (i.e., pattern 2 including protruding terminal portion 2A) formed on the first insulating layer 4, a second insulating layer 1 formed on conductive pattern 2, and an opening (corresponding to element 12 in Fig. 1 and corresponding to aperture 8 in mask 9 in Fig. 3C) formed at the same position of the conductive pattern 2, for allowing the first insulating layer 4 and the second insulating layer 1 to open at the same position (Fig. 1), so as to form a terminal portion 2A in which front and back sides of the conductive pattern 2 at terminal portion 2A are exposed at the same position (col.2: 59-col.3: 4), wherein first insulating layer 4 has reinforcing portions 6 for reinforcing the conductive pattern 2 (at terminal portion

Art Unit: 2827

2A), formed at ends of the opening 8 in crossing areas where ends of the opening 8 and conductive pattern 2 cross each other (col.2: 37-41). Examiner's Note: It is clear from Fig. 1, col.2: 34-41 and col.2: 59-col.3: 11 of Iwayama et al. that the first and second insulating layers are open at the same position. Also, the limitation "front and back sides of the conductive pattern are exposed at the same position" **does not preclude each of the subportions 6 of terminals 2A from being covered, i.e., reinforced, by extensions of the insulating layer 4**, as disclosed in Iwayama et al. (Figs. 1 and 2; col.2: 35-41), because the Applicant's claim recitation, "front and back sides," is broad enough to be met by the **remaining uncovered** subportions of terminal portions 2A, in Iwayama et al., that have their front and back sides exposed at the same position with respect to the opening 12 in layers 1 and 4, and at the same position with respect to the two exposed sides of each of the **remaining uncovered** subportions of the terminals 2A.

B) As to Claim 7, Iwayama et al. discloses, in Figs. 1, 2 and 3C: a wired circuit board comprising a first insulating layer 4, a conductive pattern 2 (i.e., pattern 2 including protruding terminal portion 2A) formed on the first insulating layer 4, a second insulating layer 1 formed on conductive pattern 2, and an opening (corresponding to element 12 in Fig. 1 and corresponding to aperture 8 in mask 9 in Fig. 3C) formed at the same position of the conductive pattern 2, for allowing the first insulating layer 4 and the second insulating layer 1 to open at the same position (Fig. 1), so as to form a terminal portion 2A in which front and back sides of the conductive pattern 2 at terminal portion 2A are exposed at the same position (col.2: 59-col.3: 4), wherein first insulating layer 4

Art Unit: 2827

has projections 6 projecting from ends of the opening 8 onto terminal portions 2A of the conductive pattern 2 in the opening 8 in the crossing area where ends of the opening 8 and conductive pattern 2 cross each other (col.2: 37-41). Examiner's Note: It is clear from Fig. 1, col.2: 34-41 and col.2: 59-col.3: 11 of Iwayama et al. that the first and second insulating layers are open at the same position. Also, the limitation "front and back sides of the conductive pattern are exposed at the same position" **does not preclude each of the subportions 6 of terminals 2A from being covered, i.e., reinforced, by extensions of the insulating layer 4**, as disclosed in Iwayama et al. (Figs. 1 and 2; col.2: 35-41), because the Applicant's claim recitation, "front and back sides," is broad enough to be met by the **remaining uncovered** subportions of terminal portions 2A, in Iwayama et al., that have their front and back sides exposed at the same position with respect to the opening 12 in layers 1 and 4, and at the same position with respect to the two exposed sides of each of the **remaining uncovered** subportions of the terminals 2A.

Allowable Subject Matter

9. Claims 2-6 and 8-9 have been allowed.

10. The following is a statement of reasons for the indication of allowable subject matter:

As to Claims 2-3, patentability resides in *the first insulating layer formed on a metal supporting layer, wherein the metal supporting layer has an opening corresponding to the openings formed in the first and second insulating layers,*

Art Unit: 2827

respectively, for exposing the terminal portion of the conductive pattern, in combination with the other limitations of base Claim 2.

As to Claim 4, patentability resides in the limitation wherein *the conductive pattern has widened portions formed to extend in a widthwise direction substantially orthogonal to an extending direction of the conductive pattern in crossing areas where ends of the opening and the conductive pattern cross each other, in combination with the other limitations of the claim.*

As to Claims 5-6, patentability resides, at least in part, in *the first insulating layer formed on a metal supporting layer, wherein the metal supporting layer has an opening corresponding to the openings formed in the first and second insulating layers, respectively, for exposing the terminal portion of the conductive pattern, in combination with the other limitations of base Claim 5.*

As to Claims 8-9, patentability resides in *the first insulating layer formed on a metal supporting layer, wherein the metal supporting layer has an opening corresponding to the openings formed in the first and second insulating layers, respectively, for exposing the terminal portion of the conductive pattern, in combination with the other limitations of base Claim 8.*

Response to Arguments

11. Applicant's arguments, filed in the instant Amendment of February 20, 2004, regarding the Examiner's 35 USC § 102(b) rejection of Claims 1 and 7 over Iwayama et al. have been fully considered but they are not persuasive.

Art Unit: 2827

As explained in the rejections above, the added claim language, "at the same position," regarding the opening of the first and second layers and regarding exposed front and back sides of the conductive pattern is not sufficient to overcome the structure disclosed by Iwayama et al.

Conclusion

12. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).


A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the mailing date of this final action.

13. Any inquiry concerning this communication or earlier communications from the examiner should be directed to John B. Vigushin whose telephone number is 571-272-1936. The examiner can normally be reached on 8:30AM-5:00PM Mo-Fri.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kamand Cuneo can be reached on 571-272-1957. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2827

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).


John B. Vigushin
Primary Examiner
Art Unit 2827

jbv
May 19, 2004

	L #	Hits	Search Text	DBs
1	L1	999	(361/749-751).ccls.	USP AT; US-P GPU B
2	L2	4698	(174/250,254-258,261).c cls.	USP AT; US-P GPU B
3	L3	5313	1 2	USP AT; US-P GPU B
4	L4	288	3 and @pd>=20031107	USP AT; US-P GPU B
5	L5	113	4 and (reinforc\$6 strength\$5)	USP AT; US-P GPU B
6	L6	53	5 and (opening\$1 aperture\$1 cut\$1out\$1)	USP AT; US-P GPU B
7	L7	3	("4942452" "6169253" "6441316").PN.	USP AT
8	L8	60	5 n t 6	USP AT; US-P GPU B

	L #	Hits	S arch Text	DBs
9	L9	175	4 n t 5	USP AT; US-P GPU B
10	L10	36	9 and (taper\$3 widen\$3 narrow\$3)	USP AT; US-P GPU B
11	L11	98	9 and (expose\$1 exposing)	USP AT; US-P GPU B
12	L12	112	10 11	USP AT; US-P GPU B
13	L13	4	("3978375" "5699235" "5777851" "6373720").PN.	USP AT

PATENT APPLICATION FEE DETERMINATION RECORD
Effective October 1, 2003

Application or Docket Number
10/195 392

CLAIMS AS FILED - PART I

	(Column 1)	(Column 2)
TOTAL CLAIMS		
FOR	NUMBER FILED	NUMBER EXTRA
TOTAL CHARGEABLE CLAIMS	minus 20 =	
INDEPENDENT CLAIMS	minus 3 =	
MULTIPLE DEPENDENT CLAIM PRESENT <input type="checkbox"/>		

SMALL ENTITY TYPE

OR OTHER THAN SMALL ENTITY

RATE	FEE
BASIC FEE	385.00
XS 9=	
X43=	
+145=	
TOTAL	

RATE	FEE
BASIC FEE	770.00
XS18=	
X86=	
+290=	
TOTAL	

* If the difference in column 1 is less than zero, enter "0" in column 2.

CLAIMS AS AMENDED - PART II

AMENDMENT A	CLAIMS REMAINING AFTER AMENDMENT	MINUS	HIGHEST NUMBER PREVIOUSLY PAID FOR	PRESENT EXTRA
Total	9	Minus	20	/
Independent	2	Minus	3	/
FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM <input type="checkbox"/>				

SMALL ENTITY

OR OTHER THAN SMALL ENTITY

RATE	ADDITIONAL FEE
XS 9=	
X43=	
+145=	
TOTAL ADDIT. FEE	

RATE	ADDITIONAL FEE
XS18=	
X86=	
+290=	
TOTAL ADDIT. FEE	

AMENDMENT B	(Column 1) CLAIMS REMAINING AFTER AMENDMENT	MINUS	(Column 2) HIGHEST NUMBER PREVIOUSLY PAID FOR	(Column 3) PRESENT EXTRA
Total		Minus	**	=
Independent		Minus	***	=
FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM <input type="checkbox"/>				

RATE	ADDITIONAL FEE
XS 9=	
X43=	
+145=	
TOTAL ADDIT. FEE	

RATE	ADDITIONAL FEE
XS18=	
X86=	
+290=	
TOTAL ADDIT. FEE	

AMENDMENT C	(Column 1) CLAIMS REMAINING AFTER AMENDMENT	MINUS	(Column 2) HIGHEST NUMBER PREVIOUSLY PAID FOR	(Column 3) PRESENT EXTRA
Total		Minus	**	=
Independent		Minus	***	=
FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM <input type="checkbox"/>				

RATE	ADDITIONAL FEE
XS 9=	
X43=	
+145=	
TOTAL ADDIT. FEE	

RATE	ADDITIONAL FEE
XS18=	
X86=	
+290=	
TOTAL ADDIT. FEE	

* If the entry in column 1 is less than the entry in column 2, write "0" in column 3.

** If the "Highest Number Previously Paid For" IN THIS SPACE is less than 20, enter "20."

*** If the "Highest Number Previously Paid For" IN THIS SPACE is less than 3, enter "3."

The "Highest Number Previously Paid For" (Total or Independent) is the highest number found in the appropriate box in column 1.

10/195392


Claim		Date									
Final	Original										
	1										
	2										
	3										
	4										
	5										
	6										
	7										
	8										
	9										
	10										
	11										
	12										
	13										
	14										
	15										
	16										
	17										
	18										
	19										
	20										
	21										
	22										
	23										
	24										
	25										
	26										
	27										
	28										
	29										
	30										
	31										
	32										
	33										
	34										
	35										
	36										
	37										
	38										
	39										
	40										
	41										
	42										
	43										
	44										
	45										
	46										
	47										
	48										
	49										
	50										

Claim		Date									
Final	Original										
	51										
	52										
	53										
	54										
	55										
	56										
	57										
	58										
	59										
	60										
	61										
	62										
	63										
	64										
	65										
	66										
	67										
	68										
	69										
	70										
	71										
	72										
	73										
	74										
	75										
	76										
	77										
	78										
	79										
	80										
	81										
	82										
	83										
	84										
	85										
	86										
	87										
	88										
	89										
	90										
	91										
	92										
	93										
	94										
	95										
	96										
	97										
	98										
	99										
	100										

Claim		Date									
Final	Original										
	101										
	102										
	103										
	104										
	105										
	106										
	107										
	108										
	109										
	110										
	111										
	112										
	113										
	114										
	115										
	116										
	117										
	118										
	119										
	120										
	121										
	122										
	123										
	124										
	125										
	126										
	127										
	128										
	129										
	130										
	131										
	132										
	133										
	134										
	135										
	136										
	137										
	138										
	139										
	140										
	141										
	142										
	143										
	144										
	145										
	146										
	147										
	148										
	149										
	150										

If more than 150 claims or 10 actions
staple additional sheet here

2827



Emage

Approved for use through 08/30/2003. OMB 0651-0031
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

TRANSMITTAL FORM <i>(to be used for all correspondence after initial filing)</i>	Application Number	10/195,392	
	Filing Date	July 16, 2002	
	First Named Inventor	Makoto Komatsubara	
	Art Unit	2827	
	Examiner Name	John B. Vigushin	
Total Number of Pages in This Submission	93	Attorney Docket Number	71450.0002

ENCLOSURES (Check all that apply)		
<input type="checkbox"/> Fee Transmittal Form <input type="checkbox"/> Fee Attached <input checked="" type="checkbox"/> Amendment/Reply <input type="checkbox"/> After Final <input type="checkbox"/> Affidavits/declaration(s) <input type="checkbox"/> Extension of Time Request <input type="checkbox"/> Express Abandonment Request <input type="checkbox"/> Information Disclosure Statement <input type="checkbox"/> Certified Copy of Priority Document(s) <input type="checkbox"/> Response to Missing Parts/ Incomplete Application <input type="checkbox"/> Response to Missing Parts under 37 CFR 1.52 or 1.53	<input checked="" type="checkbox"/> Drawing(s) <input type="checkbox"/> Licensing-related Papers <input type="checkbox"/> Petition <input type="checkbox"/> Petition to Convert to a Provisional Application <input type="checkbox"/> Power of Attorney, Revocation <input type="checkbox"/> Change of Correspondence Address <input type="checkbox"/> Terminal Disclaimer <input type="checkbox"/> Request for Refund <input type="checkbox"/> CD, Number of CD(s) _____ <input type="text"/> Remarks	<input type="checkbox"/> After Allowance communication to Technology Center (TC) <input type="checkbox"/> Appeal Communication to Board of Appeals and Interferences <input type="checkbox"/> Appeal Communication to TC (Appeal Notice, Brief, Reply Brief) <input type="checkbox"/> Proprietary Information <input type="checkbox"/> Status Letter <input checked="" type="checkbox"/> Other Enclosure(s) (please identify below): Verification of Translation of Priority Document and Assignment of U.S. Patent Appl. No. 09/866,813

SIGNATURE OF APPLICANT, ATTORNEY, OR AGENT	
Firm or Individual name	Jean C. Edwards, Reg. No. 41,728
Signature	<i>Jean C. Edwards</i>
Date	February 20, 2004

CERTIFICATE OF TRANSMISSION/MAILING			
I hereby certify that this correspondence is being facsimile transmitted to the USPTO or deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450 on the date shown below.			
Typed or printed name			
Signature		Date	

This collection of information is required by 37 CFR 1.5. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.



Attorney Docket No.: 71450.0002
Customer No.: 35161

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of:

Makoto KOMATSUBARA, et al.

Group Art Unit: 2827

Application No.: 10/195,392

Examiner: John B. Vigushin

Filed: July 16, 2002

Confirmation No.: 2813

For: WIRED CIRCUIT BOARD

AMENDMENT UNDER 37 C.F.R. § 1.111

MAIL STOP – NON FEE AMENDMENT

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

INTRODUCTORY REMARKS

Sir:

In response to the Non-Final Office Action dated November 28, 2003, Paper No. 1103, please amend the above-identified application as follows:

AMENDMENTS TO THE DRAWINGS:

The Formal Drawings, Figs. 1-21, have been amended to correct for improper margins, and to correct the orientation of the label of Fig. 9 with respect to the drawing, in response to the Official Draftsperson's PTO-948 Form dated November 14, 2003. Fifteen (15) Replacement Sheets of Corrected Formal Drawings Figs. 1-21 are attached herewith which should overcome the Official Draftsperson's objections.

AMENDMENTS TO THE CLAIMS:

1. (Currently amended) A wired circuit board comprising a first insulating layer, a conductive pattern formed on the first insulating layer, a second insulating layer formed on the conductive pattern, and an opening, formed at the same position of the conductive pattern, for allowing the first insulating layer and the second insulating layer to open at the same position, so as to form a terminal portion in which front and back sides of the conductive pattern are exposed at the same position,

wherein at least any one of the first insulating layer, the second insulating layer and the conductive pattern has reinforcing portions for reinforcing the conductive pattern formed at ends of the opening in crossing areas where ends of the opening and the conductive pattern cross each other.

2. (Previously presented) A wired circuit board comprising a metal supporting layer, a first insulating layer formed on the metal supporting layer, a conductive pattern formed on the first insulating layer, a second insulating layer formed on the conductive pattern, and an opening, formed at the same position of the conductive pattern, for allowing the metal supporting layer and the first insulating layer, and the second insulating layer to open, so as to form a terminal portion in which front and back sides of the conductive pattern are exposed,

wherein at least any one of the first insulating layer, the second insulating layer and the conductive pattern has reinforcing portions for reinforcing the conductive pattern formed at the ends of the opening in crossing areas where ends of the opening and the conductive pattern cross each other.

3. (Original) The wired circuit board according to Claim 2, wherein the wired circuit board is a suspension board with circuit.

4. (Previously presented) A wired circuit board comprising a first insulating layer, a conductive pattern formed on the first insulating layer, a second insulating layer formed on the conductive pattern, and an opening, formed at the same position of the conductive pattern, for allowing the first insulating layer and the second insulating layer to open, so as to form a terminal portion in which front and back sides of the conductive pattern are exposed,

wherein the conductive pattern has widened portions formed to extend in a widthwise direction substantially orthogonal to an extending direction of the conductive pattern in crossing areas where ends of the opening and the conductive pattern cross each other.

5. (Previously presented) A wired circuit board comprising a metal supporting layer, a first insulating layer formed on the metal supporting layer, a conductive pattern formed on the first insulating layer, a second insulating layer formed on the conductive pattern, and an opening, formed at the same position of the conductive pattern, for allowing the metal supporting layer and the first insulating layer, and the second insulating layer to open, so as to form a terminal portion in which front and back sides of the conductive pattern are exposed,

wherein the conductive pattern has widened portions formed to extend in a widthwise direction substantially orthogonal to an extending direction of the conductive pattern in crossing areas where ends of the opening and the conductive pattern cross each other.

6. (Original) The wired circuit board according to Claim 5, wherein the wired circuit board is a suspension board with circuit.

7. (Currently amended) A wired circuit board comprising a first insulating layer, a conductive pattern formed on the first insulating layer, a second insulating layer formed on the conductive pattern, and an opening, formed at the same position of the conductive pattern, for allowing the first insulating layer and the second insulating layer to open at the same position, so as to form a terminal portion in which front and back sides of the conductive pattern are exposed at the same position,

wherein at least one of the first insulating layer and the second insulating layer have projections projecting from ends of the opening onto the conductive pattern in the opening in the crossing area where the ends of the opening and the conductive pattern cross each other.

8. (Previously presented) A wired circuit board comprising a metal supporting layer, a first insulating layer formed on the metal supporting layer, a conductive pattern formed on the first insulating layer, a second insulating layer formed on the conductive pattern, and an opening, formed at the same position of the conductive pattern, for allowing the metal supporting layer and the first insulating layer, and the second insulating layer to open, so as to form a terminal portion in which front and back sides of the conductive pattern are exposed,

wherein at least one of the first insulating layer and the second insulating layer have projections projecting from ends of the opening onto the conductive pattern in the opening in the crossing areas where the ends of the opening and the conductive pattern cross each other.

9. (Original) The wired circuit board according to Claim 8, wherein the wired circuit board is a suspension board with circuit.

REMARKS

Claims 1-9 are presently pending in the application. Reconsideration and allowance of all claims are respectfully requested in view of the following remarks.

The Official Draftsperson has objected to the drawings as filed on July 16, 2002, due to improper margins and improper orientation of the label of Fig. 9 with respect to the drawing, as shown by the PTO-948 Form. Fifteen (15) Replacement Sheets of Corrected Formal Drawings Figs. 1-21 are attached herewith which should overcome the Official Draftsperson's objections.

The Examiner has rejected Claims 1 and 7 under 35 U.S.C. §102(b) as being anticipated by Iwayama et al. The Examiner has also rejected Claims 2, 3, 8 and 9 under 35 U.S.C. §103(a) as being obvious over Iwayama et al. in view of Yamato et al.

However, the Examiner has found Claims 4 and 5-6 allowable "if rewritten into independent form including all of the limitations of the base claim and any intervening claims". The Applicants respectfully point out to the Examiner that Claims 4-5 are in independent form, and Claim 6 depends from independent Claim 5. Thus, Claims 4-6 should stand allowed.

Claim 1 has been amended to further define the position of the opening with respect to the insulating layers and the conductive pattern.

For the following reasons, the prior art rejections are respectfully traversed.

The Applicants respectfully submit that Iwayama et al. do not teach or suggest a wired circuit board including an opening, formed at the same position of the conductive pattern, for allowing the first insulating layer and the second insulating layer to open at the same position, so as to form a terminal portion in which front and back sides of the conductive pattern are exposed at a same position, as recited in amended Claims 1 and 7, and wherein at least any one of the first insulating layer, the second insulating layer and the conductive pattern has reinforcing portions for reinforcing the conductive pattern formed at ends of the opening in crossing areas where ends of the opening and the conductive pattern cross each other, as recited in Claim 1.

Rather, Iwayama et al. disclose an opening (aperture 12) where the first insulating layer (insulating film 4) and second insulating layer (insulating base member 1) open at different positions with respect to the conductive pattern (circuit wiring pattern 2) (see Fig. 2); and where the terminal portion is formed such that the front and back sides of the conductive pattern 2 are exposed at different positions (see Fig. 2).

Further, with respect to Claim 1, Iwayama et al. disclose a first insulating layer 4 which has a reinforcing portion 6 which reinforces the conductive pattern (protruding conductor 2A) within the opening 12 (see Fig. 2), rather than at ends of the opening 12 in crossing areas wherein ends of the opening 12 and the conductive pattern 2 cross each other.

However, the present invention in Figs. 1-2, includes a first insulating layer 12 and second insulating layer 14 which open at the same position (i.e., opening 17 (18)) with respect to the conductive pattern 13; where the terminal portion 16 is formed such that the front and back sides of the conductive pattern 13 are exposed at the same position (17 (18)).

Further, the present invention discloses in Figs. 1-2, a first insulating layer 12 which has a reinforcing portion (i.e., at widened portion 22) which reinforces the conductive pattern 13 at ends of the opening 17 (18) in crossing areas 21 wherein ends of the opening 17 (18) and the conductive pattern 13 cross each other.

Accordingly, Iwayama et al. do not anticipate, nor is obvious over, Claims 1 and 7 of the present invention, and the rejection of Claims 1 and 7 under 35 U.S.C. §102(b) should be withdrawn.

With respect to the rejection of Claims 2, 3, 8, and 9 over the combination of the Iwayama et al. and Yamato et al. references, since the Yamato et al. reference is a 35 U.S.C. §102(e)/103 reference, the Applicants respectfully invoke the provisions of 35 U.S.C. §103(c), asserting that the subject matter of the reference and the claimed invention were, at the time the invention was made, owned by the same person – namely, Nitto Denko Corporation (see MPEP 706.02(1)(1) and (2), and 35 U.S.C. §103(c)).

As evidence thereof, the Applicants respectfully submit concurrently herewith, a copy of the Assignment document for the Yamato et al. reference, which shows that at the time of the present invention, the subject matter of the reference and the claimed invention were commonly owned by Nitto Denko Corporation. Since the Yamato et al. reference no longer stands as prior art based on 35 U.S.C. §102(e)/103 with respect to the present application, the Examiner's rejection of Claims 2, 3, 8, and 9 over the combination of the Iwayama et al. and Yamato et al. references must fail.


Further, in the event that the Examiner should return a 35 U.S.C. §102(a) rejection of the present claims over Yamato et al., asserting that the publication date of Yamato et al. of January 8, 2002 is prior to the U.S. filing date of the present application (i.e., July 16, 2002), the Applicants respectfully submit concurrently herewith, a verified translation of priority document JP 2001-216812, dated July 17, 2001, and which was submitted August 7, 2002, which will overcome this potentially applied rejection.

Accordingly, Claims 2, 3, 8, and 9 should now be allowed.

If the Examiner believes that there is any issue which could be resolved by a telephone or personal interview, the Examiner is respectfully requested to contact the undersigned attorney at the telephone number listed below.

Applicant hereby petitions for any extension of time which may be required to maintain the pendency of this application, and any required fee for such an extension is to be charged to Deposit Account No. 04-1061.

Respectfully submitted,


Jean C. Edwards
Registration No. 41,728

DICKINSON WRIGHT PLLC
1901 L St., N.W.
Suite 800
Washington, D.C. 20036
Telephone: 202/659-6946
Facsimile: 202/659-1559
Date: February 20, 2004
DC 71450-2 90197



Attorney Docket No.: 71450.0002

Customer No.: 35161

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of:

Makoto KOMATSUBARA, et al.

Group Art Unit: 2827

Application No.: 10/195,392

Examiner: John B. Vigushin

Filed: July 16, 2002

Confirmation No.: 2813

For: WIRED CIRCUIT BOARD

SUBMISSION OF CORRECTED FORMAL DRAWINGS

ATTN: OFFICIAL DRAFTSPERSON

Commissioner for Patents

P.O. Box 1450

Alexandria, VA 22313-1450

Sir:

Please find attached fifteen (15) replacement sheets of corrected formal drawings of Figures 1-21, which now includes the proper orientation of the label of Figure 9 and the corrected margins for the figures, as requested by the Examiner. These replacement drawings should overcome the Official Draftperson's objections. The Examiner is respectfully requested to acknowledge receipt of these replacement drawings.

Respectfully submitted,

Jean C. Edwards

Jean C. Edwards

Registration No. 41,728

DICKINSON WRIGHT PLLC

1901 L Street NW

Suite 800

Washington DC 20036-3506

Telephone: 202/659-6946

Facsimile: 202/659-1559

Date: February 20, 2004

DC 71450-2 91496



FIG. 1




FIG. 2







FIG. 3






FIG. 4




FIG. 5






FIG. 6




FIG. 7




FIG. 8






FIG. 9





FIG. 10






FIG. 11







FIG. 12






FIG. 13




FIG. 14




FIG. 16






FIG. 17







FIG. 18






FIG. 19




FIG. 20








FIG. 21





Attorney Docket No.: 71450.0002

Customer No.: 35161

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of:

Makoto KOMATSUBARA, et al.

Group Art Unit: 2827

Application No.: 10/195,392

Examiner: John B. Vigushin

Filed: July 16, 2002

Confirmation No.: 2813

For: WIRED CIRCUIT BOARD

SUBMISSION OF VERIFICATION OF TRANSLATION OF
PRIORITY DOCUMENT JP 2001-216812

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Sir:

Please find attached a verification of translation of the priority document JP 2001-216812, filed July 17, 2001, for the above-identified application. The Examiner is respectfully requested to acknowledge receipt of this verified translation.

Respectfully submitted,

Jean C. Edwards
Jean C. Edwards
Registration No. 41,728

DICKINSON WRIGHT PLLC
1901 L Street NW
Suite 800
Washington DC 20036-3506
Telephone: 202/659-6946
Facsimile: 202/659-1559
Date: February 20, 2004
DC 71450-2 91498

VERIFICATION OF TRANSLATION

I, Hiroyuki OKAMOTO, c/o Okamoto International Patent Attorneys Office, of Kawaramachi NK Building, 8-5, Kawaramachi 4-chome, Chuo-ku, Osaka, Japan

do hereby solemnly and sincerely declare that I am well acquainted with both Japanese and English languages and that the following is a true translation of the certified document of

Japanese Patent Application No.2001-216812

into English to the best of my knowledge and belief.

I also hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Date: February 12th, 2004

Signature: Hiroyuki Okamoto
Hiroyuki Okamoto

【Document Name】 Application for Patent

【Reference Number】 101076

【Filing Date】 July 17, 2001

【Addressed to】 The Director-General of Patent Office

5 【International Patent Classification】 H05K 1/11

【Inventor】

【Domicile or Residence】 c/o NITTO DENKO CORPORATION

of 1-2, Shimo-hozumi 1-chome, Ibaraki-shi,
Osaka

10 【Name】 Makoto KOMATSUBARA

【Inventor】

【Domicile or Residence】 c/o NITTO DENKO CORPORATION

of 1-2, Shimo-hozumi 1-chome, Ibaraki-shi,
Osaka

15 【Name】 Shigenori MORITA

【Inventor】

【Domicile or Residence】 c/o NITTO DENKO CORPORATION

of 1-2, Shimo-hozumi 1-chome, Ibaraki-shi,
Osaka

20 【Name】 Tadao OOKAWA

【Inventor】

【Domicile or Residence】 c/o NITTO DENKO CORPORATION

of 1-2, Shimo-hozumi 1-chome, Ibaraki-shi,
Osaka

25 【Name】 Toshio SHINTANI

[Application for Patent]

[Identification Number] 000003964

[Name] NITTO DENKO CORPORATION

[Representative] Masamichi TAKEMOTO

5 **[Agent]**

[Identification Number] 100103517

[Patent Attorney]

[Name] Hiroyuki OKAMOTO

[Phone Number] 06-4706-1366

10 **[Prepayment of Filing Fees]**

[Prepayment Account Book Number] 045702

[Payment Amount] ¥21,000.-

[List of Submission]

[Name of Submission] Specification 1

15 **[Name of Submission]** Drawings 1

[Name of Submission] Abstract 1

[Request of Proof] Yes

【Document Name】 Specification

【Title of the Invention】 Wired Circuit Board

【Claim】

【Claim 1】 A wired circuit board comprising a first insulating layer, a
5 conductive pattern formed on the first insulating layer, a second insulating
layer formed on the conductive pattern, and an opening, formed at the same
position of the conductive pattern, for allowing the first insulating layer and
the second insulating layer to open, so as to form a terminal portion in
which front and back sides of the conductive pattern are exposed,

10 wherein at least any one of the first insulating layer, the second
insulating layer and the conductive pattern has reinforcing portions for
reinforcing the conductive pattern formed at ends of the opening in crossing
areas where ends of the opening and the conductive pattern are crossed
each other.

15 【Claim 2】 A wired circuit board comprising a metal supporting layer, a
first insulating layer formed on the metal supporting layer, a conductive
pattern formed on the first insulating layer, a second insulating layer
formed on the conductive pattern, and an opening, formed at the same
20 position of the conductive pattern, for allowing the metal supporting layer
and the first insulating layer, and the second insulating layer to open, so as
to form a terminal portion in which front and back sides of the conductive
pattern are exposed,

 wherein at least any one of the first insulating layer, the second
insulating layer and the conductive pattern has reinforcing portions for
25 reinforcing the conductive pattern formed at ends of the opening in crossing

areas where ends of the opening and the conductive pattern are crossed each other.

5 【Claim 3】 A wired circuit board comprising a first insulating layer, a conductive pattern formed on the first insulating layer, a second insulating layer formed on the conductive pattern, and an opening, formed at the same position of the conductive pattern, for allowing the first insulating layer and the second insulating layer to open, so as to form a terminal portion in which front and back sides of the conductive pattern are exposed,

10 wherein the conductive pattern has widened portions formed to extend in a widthwise direction substantially orthogonal to an extending direction of the conductive pattern in crossing areas where ends of the opening and the conductive pattern are crossed each other.

15 【Claim 4】 A wired circuit board comprising a metal supporting layer, a first insulating layer formed on the metal supporting layer, a conductive pattern formed on the first insulating layer, a second insulating layer formed on the conductive pattern, and an opening, formed at the same position of the conductive pattern, for allowing the metal supporting layer and the first insulating layer, and the second insulating layer to open, so as to form a terminal portion in which front and back sides of the conductive pattern are exposed,

20 wherein the conductive pattern has widened portions formed to extend in a widthwise direction substantially orthogonal to an extending direction of the conductive pattern in crossing areas where ends of the opening and the conductive pattern are crossed each other.

25 【Claim 5】 A wired circuit board comprising a first insulating layer, a

conductive pattern formed on the first insulating layer, a second insulating layer formed on the conductive pattern, and an opening, formed at the same position of the conductive pattern, for allowing the first insulating layer and the second insulating layer to open, so as to form a terminal portion in
5 which front and back sides of the conductive pattern are exposed,

wherein the first insulating layer and/or the second insulating layer have projections projecting from ends of the opening onto the conductive pattern in the opening in the crossing area where the ends of the opening and the conductive pattern are crossed each other.

10 [Claim 6] A wired circuit board comprising a metal supporting layer, a first insulating layer formed on the metal supporting layer, a conductive pattern formed on the first insulating layer, a second insulating layer formed on the conductive pattern, and an opening, formed at the same position of the conductive pattern, for allowing the metal supporting layer
15 and the first insulating layer, and the second insulating layer to open, so as to form a terminal portion in which front and back sides of the conductive pattern are exposed,

wherein the first insulating layer and/or the second insulating layer have projections projecting from ends of the opening onto the conductive
20 pattern in the opening in the crossing areas where the ends of the opening and the conductive pattern are crossed each other.

[Claim 7] The wired circuit board according to any one of Claims 1-6, wherein the wired circuit board is a suspension board with circuit.

[Detailed Description of the Invention]

25 [0001]

[Technical Field to Which the Invention Belongs]

The present invention relates to a wired circuit board and, more particularly, to a wired circuit board suitably used for a suspension board with circuit.

5 [0002]

[Prior Art]

The wired circuit boards used for electronic/electric equipments are usually provided with terminal portions to connect with external connecting terminals.

10 [0003]

In recent years, the so-called "flying lead" in which the terminal portions are formed on both sides of the conductive pattern, rather than in only either side thereof, is being in widespread use in order to meet the demand for electronic/electric equipment to have increasingly higher density and reduced size. It is known, for example, in suspension board with circuit used for a hard disk drive that the terminals are provided in the form of flying lead.

[0004]

To be more specific, the suspension board with circuit comprises a supporting board 1 of stainless steel foil, a base layer 2 of an insulating material formed on the supporting board 1, a conductive pattern 3 formed on the base layer 2 in the form of a specified circuit pattern, and a cover layer 4 of an insulating material, for covering the conductive pattern 3, as shown in FIG. 21. The terminal portions 5 provided in the form of the flying lead are formed on both sides of the conductive pattern 3 in the

following manner. The cover layer 4 is opened to expose a front side of the
conductive pattern 3, while also the supporting board 1 and the base layer 2
are opened to expose a back side of the conductive pattern 3. If necessary,
metal plated layers 6 are formed on the both sides of the thus exposed
5 conductive pattern 3 by nickel/gold plating and the like.

[0005]

Thereafter, these terminal portions formed as the flying lead are
bonded to external connecting terminals by applying supersonic vibration
thereto by use of a bonding tool and the like.

10 [0006]

[Problems To Be Solved By the Invention]

In this terminal portion formed as the flying lead, since the both sides
of the conductive pattern are exposed, the supersonic vibration is easily
transmitted to the terminals. This is suitable for the bonding using the
15 supersonic vibration; on the other hand, this provides the disadvantage that
the conductive pattern exposed at both sides thereof is weak in physical
strength and is subject to stress concentration at edge portions of the
openings in the base layer and cover layer, to cause disconnection of the
conductive pattern with ease.

20 [0007]

It is the object of the invention to provide a new wired circuit board
having a terminal portion formed as a flying lead in which both sides of a
conductive pattern are exposed that can provide enhanced strength of the
conductive pattern by simple construction to effectively prevent occurrence
25 of disconnection of the conductive pattern.

[0008]

[Means For Solving the Problems]

To accomplish the object mentioned above, the present invention provides a wired circuit board comprising a first insulating layer, a
5 conductive pattern formed on the first insulating layer, a second insulating layer formed on the conductive pattern, and an opening, formed at the same position of the conductive pattern, for allowing the first insulating layer and the second insulating layer to open, so as to form a terminal portion in which front and back sides of the conductive pattern are exposed, wherein
10 at least any one of the first insulating layer, the second insulating layer and the conductive pattern has reinforcing portions for reinforcing the conductive pattern formed at ends of the opening in crossing areas where ends of the opening and the conductive pattern are crossed each other.

[0009]

15 Also, the present invention provides a wired circuit board comprising a metal supporting layer, a first insulating layer formed on the metal supporting layer, a conductive pattern formed on the first insulating layer, a second insulating layer formed on the conductive pattern, and an opening, formed at the same position of the conductive pattern, for allowing the
20 metal supporting layer and the first insulating layer, and the second insulating layer to open, so as to form a terminal portion in which front and back sides of the conductive pattern are exposed, wherein at least any one of the first insulating layer, the second insulating layer and the conductive pattern has reinforcing portions for reinforcing the conductive pattern
25 formed at ends of the opening in crossing areas where ends of the opening

and the conductive pattern are crossed each other.

[0010]

In the wired circuit boards mentioned above, since at least any one of the first insulating layer, the second insulating layer and the conductive pattern has the reinforcing portions for reinforcing the conductive pattern formed at the ends of the opening in the crossing areas where the ends of the opening and the conductive pattern are crossed each other, the physical strength of the conductive pattern at the ends of the opening can be reinforced. This can produce the effect that for example when the conductive pattern both sides of which are exposed is subject to stress concentration at the end portions of the opening in the process of bonding the terminal portion and the external connecting terminal by applying supersonic vibration of a bonding tool, the disconnection of the conductive pattern can be effectively prevented, thus providing improved bonding reliability.

[0011]

In addition, the present invention provides a wired circuit board comprising a first insulating layer, a conductive pattern formed on the first insulating layer, a second insulating layer formed on the conductive pattern, and an opening, formed at the same position of the conductive pattern, for allowing the first insulating layer and the second insulating layer to open, so as to form a terminal portion in which front and back sides of the conductive pattern are exposed, wherein the conductive pattern has widened portions formed to extend in a widthwise direction substantially orthogonal to an extending direction of the conductive pattern in crossing

areas where ends of the opening and the conductive pattern are crossed each other.

[0012]

Also, the present invention provides a wired circuit board comprising a
5 metal supporting layer, a first insulating layer formed on the metal
supporting layer, a conductive pattern formed on the first insulating layer,
a second insulating layer formed on the conductive pattern, and an opening,
formed at the same position of the conductive pattern, for allowing the
metal supporting layer and the first insulating layer, and the second
10 insulating layer to open, so as to form a terminal portion in which front and
back sides of the conductive pattern are exposed, wherein the conductive
pattern has widened portions formed to extend in a widthwise direction
substantially orthogonal to an extending direction of the conductive pattern
in crossing areas where ends of the opening and the conductive pattern are
15 crossed each other.

[0013]

In the wired circuit boards mentioned above, since the conductive
pattern has widened portions formed to extend in a widthwise direction
substantially orthogonal to the extending direction of the conductive
20 pattern in the crossing areas where the ends of the opening and the
conductive pattern are crossed each other, the physical strength of the
conductive pattern at the ends of the opening can be reinforced. This can
produce the effect that for example when the conductive pattern both sides
of which are exposed is subject to stress concentration at the end portions of
25 the opening in the process of bonding the terminal portion and the external

connecting terminal by applying supersonic vibration of the bonding tool, the disconnection of the conductive pattern can be effectively prevented, thus providing improved bonding reliability.

[0014]

5 Further, the present invention provides a wired circuit board comprising a first insulating layer, a conductive pattern formed on the first insulating layer, a second insulating layer formed on the conductive pattern, and an opening, formed at the same position of the conductive pattern, for allowing the first insulating layer and the second insulating layer to open,
10 so as to form a terminal portion in which front and back sides of the conductive pattern are exposed, wherein the first insulating layer and/or the second insulating layer have projections projecting from ends of the opening onto the conductive pattern in the opening in the crossing areas where the ends of the opening and the conductive pattern are crossed each
15 other.

[0015]

Also, the present invention provides a wired circuit board comprising a metal supporting layer, a first insulating layer formed on the metal supporting layer, a conductive pattern formed on the first insulating layer,
20 a second insulating layer formed on the conductive pattern, and an opening, formed at the same position of the conductive pattern, for allowing the metal supporting layer and the first insulating layer, and the second insulating layer to open, so as to form a terminal portion in which front and back sides of the conductive pattern are exposed, wherein the first
25 insulating layer and/or the second insulating layer have projections

projecting from ends of the opening onto the conductive pattern in the opening in the crossing areas where the ends of the opening and the conductive pattern are crossed each other.

[0016]

5 In the wired circuit boards mentioned above, since the first insulating layer and/or the second insulating layer have projections projecting from the ends of the opening onto the conductive pattern in the opening in the crossing areas where the ends of the opening and the conductive pattern are crossed each other, the physical strength of the conductive pattern at the
10 ends of the opening can be reinforced. This can produce the effect that for example when the conductive pattern both sides of which are exposed is subject to stress concentration at the end portions of the opening in the process of bonding the terminal portion and the external connecting terminal by applying supersonic vibration of the bonding tool, the
15 disconnection of the conductive pattern can be effectively prevented, thus providing improved bonding reliability.

[0017]

The wired circuit board of the present invention can provide high bonding reliability so that the wired circuit board can be used as the
20 suspension board with circuit, even when formed as the flying lead in which both sides of the conductive pattern are exposed.

[0018]

[Embodiments of the Invention]

Referring to FIG. 1, there is shown an embodiment of a wired circuit
25 board of the present invention. FIG. 1(a) is a sectional view of a principal

portion of a terminal portion of the wired circuit board; and FIG. 1(b) is a plan view of the terminal portion of the same. In FIG. 1(a), the wired circuit board 11 comprises a base layer 12 formed as a first insulating layer of insulating material, a conductive pattern 13 formed on the base layer 12 in the form of a specified wired circuit pattern, and a cover layer 14 formed as a second insulating layer of insulating material on the conductive pattern 13. The conductive pattern 13 is provided in the form of a plurality of lines of wires 13a, 13b, 13c and 13d arrayed in parallel with each other with spaced at a predetermined interval, as shown in FIG. 1(b).

10 [0019]

The insulating materials of the base layer 12 and the cover layer 14 that may be used include, for example, synthetic resins, such as polyimide resin, acrylic resin, polyether nitrile resin, polyether sulfonic resin, polyethylene terephthalate resin, polyethylene naphthalate resin and polyvinyl chloride resin. Polyimide resin is preferably used.

[0020]

The base layer 12 and the cover layer 14 usually have thickness of 1-30 μ m, or preferably 2-20 μ m.

[0021]

20 The conductive materials used for the conductive pattern 13 include, for example, copper, nickel, gold, solder or alloys thereof. Copper is preferably used. The conductive pattern 13 usually has thickness of 2-30 μ m, or preferably 5-20 μ m.

[0022]

25 This wired circuit board 11 is formed in the following way. First, as

shown in FIG. 3(a), the conductive pattern 13 is formed on the base layer 12 formed in a film-like form, in the form of the specified wired circuit pattern by a known patterning process, such as a subtracting process, an additive process and a semi-additive process. Then, as shown in FIG. 3(b), the base
5 layer 12 is covered with the cover layer 14 in a known method, for example, by adhesive bonding a film-like resin to the conductive pattern 13 or by applying a photosensitive resin to the conductive pattern 13 and then curing that resin.

[0023]

10 In the wired circuit board 11 thus formed, as shown in FIG. 1(a), the cover layer 14 is opened to expose a front side of the conductive pattern 13 and also the base layer 12 is opened to expose a back side of the conductive pattern 13 in such a manner that the exposed front side of the conductive pattern 13 and the exposed back side of the same correspond in position to
15 each other so as to expose the both sides of the conductive pattern 13. Then, on the both sides of the exposed conductive pattern 13, metal plating layers 15 are formed thereby forming the terminal portion 16 in the form of the flying lead.

[0024]

20 This terminal portion 16 is formed in the following manner. First, a cover-side opening 17 is formed in the cover layer 14 in a portion thereof in which the terminal portion 16 is to be formed, in a known method, such as drilling, laser machining, etching and patterning of photosensitive resin, as shown in FIG. 3(c). Likewise, a base-side opening 18 is formed in the base
25 layer 12 in a portion thereof corresponding to the cover-side opening 17, in a

known method, such as drilling, laser machining, etching and patterning of photosensitive resin, as shown in FIG. 3(d). The cover-side opening 17 and the base-side opening 18 are opened into a rectangular shape to cover all the lines of wire 13a, 13b, 13c and 13d.

5 【0025】

As shown in FIG. 3(e), the metal plating layers 15 are formed by plating on both sides of the conductive pattern 13 exposed in the cover-side opening 17 and the base-side opening 18.

【0026】

10 No particular limitation is imposed on the plating method used for forming the metal plated layer 15. The metal plating layer 15 may be formed by either of electrolysis plating and electroless plating. Also, no particular limitation is imposed on the metals used for the plating. Known
15 nickel plating and the electrolysis gold plating are performed in sequence so that a gold plated layer 20 is formed on a nickel plated layer 19. The nickel plated layer 19 and the gold plated layer 20 each have thickness of the order of 1-5 μ m.

【0027】

20 The wired circuit board 11 has the terminal portion 16 in the form of the flying lead. In the terminal portion 16, widened portions 22 as reinforcing portions which extend in a widthwise direction substantially
orthogonal to an extending direction of the conductive pattern 13 are provided in the conductive pattern 13 in crossing areas 21 where the ends of
25 the cover-side opening 17/the base-side opening 18 and the conductive

patterns 13 are crossed each other, as shown in FIG. 1(b).

【0028】

To be more specific, the widened portions 22 are formed in the respective lines of wire 13a, 13b, 13c and 13d at positions thereof which correspond to the crossing areas 21 (two areas per each line of wire) and
5 arranged with space from each other along the longitudinal direction of the lines of wire 13a, 13b, 13c and 13d. The widened portions 22 are formed in such a generally round shape as to protrude widthwise from the lines of wire 13a, 13b, 13c and 13d.

10 【0029】

As shown in FIG. 2, each widened portion 22 is arranged, with its generally outer half portion embedded in the cover layer 14/base layer 12 and its generally inner half portion exposed in the cover-side opening 17/
base-side opening 18, when a maximum widthwise length 23 between the
15 adjacent lines of wire is defined as a boundary between the outer half portion and the inner half portion. Thus, the terminals 16 are formed in such a dumbbell shape that the lines of wire 13a, 13b, 13c and 13d are protruded widthwise at both ends thereof in the cover-side opening 17/the
base-side opening 18.

20 【0030】

Each widened portion 22 is so formed that the maximum widthwise length 23 is 1.1-4 times, or preferably 2-3 times, as longer as a usual line width 24 of the lines of wire 13a, 13b, 13c and 13d exposed outside in the cover-side opening 17/base-side opening 18. To be more specific, a
25 widthwise part of widened portion 22 at the maximum widthwise length 23

is 20-1,000 μ m in length and a lengthwise part of the widened portion 22 extending in a longitudinal direction of the lines of wire 13a, 13b, 13c and 13d is 50-500 μ m in length.

[0031]

5 The widened portions 22 may be formed in any shape other than the generally round shape, as long as they are shaped to protrude widthwise and have widths larger than the usual width. For example, the widened portion 22 may be formed in rectangle.

[0032]

10 The terminal portion 16 having this widened portion 22 can be formed in the processes given below. The widened portions 22 are formed with the patterning of the wired circuit pattern in the process of forming the conductive pattern 13. Then, in the processes of FIG. 3(c) and (d), the cover layer 14 and the base layer 12 are each opened so that the maximum
15 widthwise length 23 of the widened portion 22 can be within the crossing areas 21 and thereby the cover-side opening 17 and the base-side opening 18 are formed. Thereafter, in the process shown in FIG. 3(e), the metal plated layer 15 is formed on each side of the conductive pattern 13 exposed in the cover-side opening 17 and the base-side opening 18.

20 [0033]

In this formation of the wired circuit board 11, since the widened portions 22 widened in the widthwise direction of the conductive pattern 13 are formed in the conductive pattern 13 in the crossing areas 21 where the ends of the cover-side opening 17/the base-side opening 18 and the
25 conductive pattern 13 are crossed each other, the physical strength of the

conductive pattern 13 at the ends of the cover-side opening 17 and at the ends of the base-side opening 18 can be reinforced. This can produce the effect that for example when the conductive pattern 13 are subject to stress concentration at exposed portions thereof at ends of the cover-side opening 5 17 and base-side opening 18 in the process of bonding the terminal portions 16 and the external connecting terminals by applying supersonic vibration of a bonding tool, the disconnection of the conductive pattern 13 can be effectively prevented, thus providing improved connection reliability.

[0034]

10 In addition, the wired circuit board 11 may be formed so that the terminal portion 16 presented in the form of this flying lead can have cover-side projections 25 formed as the reinforcing portions and base-side projections 26 formed as the reinforcing portions, as shown in FIG. 4. Specifically, the cover-side projections 25 are formed to project from the 15 ends of the cover-side opening 17 onto the conductive pattern 13 in the cover-side opening 17 in the cover layer 14 in the crossing areas 21 where the ends of the cover-side opening 17/the base-side opening 18 and the conductive patterns 13 are crossed each other. The base-side projections 26 are formed to project from the ends of the base-side opening 18 onto the 20 conductive pattern 13 in the base-side opening 18 in the base layer 12 in the crossing areas 21.

[0035]

To be more specific, the cover-side projections 25 and the base-side projections 26 are formed in the respective lines of wire 13a, 13b, 13c and 25 13d at positions thereof which correspond to the crossing areas 21 (two

areas per each line of wire) and arranged with space from each other along the longitudinal direction of the lines of wire 13a, 13b, 13c and 13d, as shown in FIG. 4(b). These projections 25, 26 are formed in a convex shape projecting inwardly from the ends of the cover-side opening 17 and the
5 base-side opening 18 along the extending direction of the lines of wire 13a, 13b, 13c and 13d, respectively.

[0036]

The cover-side projections 25 and the base-side projections 26 are overlapped with the lines of wire 13a, 13b, 13c and 13d and are so tapered
10 (shaped generally in triangle as viewed from the top) that the overlap can gradually reduce toward the inside of the cover-side opening 17/base-side opening 18, respectively. As a result of this, the terminal portions 16 are so formed that the lines of wire 13a, 13b, 13c and 13d can be covered with the cover-side projections 25 and the base-side projections 26 at opposite
15 ends thereof in the cover-side opening 17 and the base-side opening 18.

[0037]

The cover-side projections 25 and the base-side projections 26 are formed to project at projection length 27 of one-fourth to one-thirtieth, or preferably one-fifth to one-twentieth, to a line length 29 of each of the lines
20 of wire 13a, 13b, 13c and 13d exposed in the cover-side opening 17 and the base-side opening 18, as shown in FIG. 5. To be more specific, each of the cover-side projections 25 and the base-side projections 26 has a basal width 28 of 5-20 μ m slightly smaller than a line width 24 of lines of wire 13a, 13b, 13c and 13d at the ends of the cover-side opening 17/the base-side opening
25 18. The cover-side projections 25 and the base-side projections 26 are

projected inwardly in a tapered manner at a projection length 27 of 5-250 μ m and are formed in a generally triangle whose top is located at a widthwise center of lines of wire 13a, 13b, 13c and 13d.

[0038]

5 The shape of the cover-side projections 25 and the base-side projections 26 is not limited to the one shown in FIG. 5, as long as those projections have such a shape as to overlap with the lines of wire 13a, 13b, 13c and 13d along the longitudinal direction of the lines of wire 13a, 13b, 13c and 13d. For example, as shown in FIG. 6, the cover-side projections
10 25 and the base-side projections 26 may be formed to project toward the inside thereof in a tapered manner from the ends of the cover-side opening 17/the base-side opening 18, with the basal width 28 slightly larger than the line width 24 of the lines of wire 13a, 13b, 13c and 13d. Further, those projections 25, 26 may be formed in such a rectangular shape as to overlap
15 with the lines of wire 13a, 13b, 13c and 13d along the longitudinal direction of the lines of wire 13a, 13b, 13c and 13d, without limiting to the generally triangle shape.

[0039]

 The terminal portions 16 having these cover-side projections 25 and
20 the base-side projections 26 are formed as follows. In the process of FIG. 3(c), the cover layer 14 is opened in such a manner as to form the cover-side projections 25 to thereby produce the cover-side opening 17. In the process of FIG. 3(d), the base layer 12 is opened in such a manner as to form the base-side projections 26 to thereby produce the base-side opening 18.
25 Thereafter, in the process of FIG. 3(e), the metal plated layer 15 is formed

on each side of the conductive pattern 13 exposed in the cover-side opening 17 and the base-side opening 18.

[0040]

In this formation of the wired circuit board 11, since the cover-side projections 25 and the base-side projections 26 are formed in the cover layer 14 and the base layer 12 in the crossing areas 21 where the ends of the cover-side opening 17/the base-side opening 18 and the conductive patterns 13 are crossed each other, so as to project from the ends of the cover-side opening 17/the base-side opening 18 onto the conductive pattern 13 in the cover-side opening 17 and the base-side opening 18, respectively, the physical strength of the conductive pattern 13 at the ends of the cover-side opening 17 and at the ends of the base-side opening 18 can be reinforced. This can produce the effect that for example when the conductive pattern 13 are subject to stress concentration at exposed portions thereof at ends of the cover-side opening 17 and base-side opening 18 in the process of bonding the terminal portions 16 and the external connecting terminals by applying supersonic vibration of the bonding tool, the disconnection of the conductive pattern 13 can be effectively prevented, thus providing improved connection reliability.

[0041]

It is to be noted that in the wired circuit board 11, both of cover-side projections 25 and the base-side projections 26 are not necessarily required. For example, only the cover-side projections 25 may be formed, as shown in FIG. 7. Alternatively, only the base-side projections 26 may be formed, as shown in FIG. 8.

[0042]

Further, modification may be made of the invention by forming the widened portions 22 in the conductive pattern 13 and also forming the cover-side projections 25 in the cover layer 14 and/or forming the base-side
5 projections 26 in the base layer 12, though not shown.

[0043]

The wired circuit board 11 having these terminal portions 16 is particularly preferably applicable to a suspension board with circuit.

[0044]

10 Referring to FIG. 9, there is shown a perspective view of a suspension board with circuit presented as an embodiment of the wired circuit board of the present invention. The suspension board with circuit 31 mounts thereon a magnetic head of a hard disk driver (not shown) and suspends the magnetic head while holding a minute interval between the magnetic head
15 and a magnetic disk against airflow generated when the magnetic head and the magnetic disk run relative to each other. The suspension board with circuit has the lines of wire 34a, 34b, 34c, 34d, integrally formed in the form of a specified wired circuit pattern, for connecting the magnetic head and a read/write board 39 formed as an external circuit.

20 [0045]

In FIG. 9, the suspension board with circuit 31 has a base layer 33, as a first insulating layer of insulating material, which is formed on a supporting board 32 extending longitudinally as a metal supporting layer. A conductive pattern 34 is formed on the base layer 33 in the form of a
25 specified wired circuit pattern, and a cover layer 35 (not shown) is formed

on the conductive pattern 34 as a second insulating layer of insulating material. The conductive pattern 34 is provided in the form of the plurality of lines of wire 34a, 34b, 34c and 34d arrayed in parallel with spaced at a predetermined interval.

5 [0046]

Gimbals 36 for fitting the magnetic head therein are formed in the supporting board 32 by cutting out the supporting board 32 at a front end portion thereof. At the front end portion of the supporting board 32, magnetic head connecting terminals 37 are formed to connect between the
10 magnetic head and the lines of wire 34a, 34b, 34c and 34d. At the rear end portion of the supporting board 32, external-side connecting terminals 38 as the terminals are formed to connect between the read/write board 39 and the lines of wire 34a, 34b, 34c and 34d. The external-side connecting terminals 38 are formed in the ends of the lines of wire 34a, 34b, 34c and
15 34d, to correspond to each of the read/write terminals 54.

[0047]

This suspension board with circuit 31 can be formed in the following processes. First, the supporting board 32 is prepared and the base layer 33 is formed on the supporting board 32 in the form of the specified pattern, as
20 shown in FIG. 10(a)-(d). A metal foil or a metal sheet is preferably used as the supporting board 32. For example, stainless steel, 42 alloy and the like are preferably used. The supporting board 32 used preferably has thickness of 10-60 μ m, or further preferably 15-30 μ m, and width of 50-500mm, or further preferably 125-300mm.

25 [0048]

Insulating material used for forming the base layer 33 is not limited to any particular insulating material. The insulating materials that may be used include, for example, synthetic resins such as polyimide resin, acrylic resin, polyether nitrile resin, polyether sulfonic resin, polyethylene terephthalate resin, polyethylene naphthalate resin and polyvinyl chloride resin. Of these synthetic resins, a photosensitive resin is preferably used as the base layer. A photosensitive polyimide resin is further preferably used.

[0049]

10 Then, for example when the base layer 33 is formed in the specified pattern on the supporting board 32 by using photosensitive polyimide resin, liquid solution of precursor of the photosensitive polyimide resin is applied to the whole area of the supporting board 32 prepared first, and then is dried, for example, at 60-150°C, to form a coating 33p of the precursor of the
15 photosensitive polyimide resin, as shown in FIG. 10(a).

[0050]

Then, the coating 33p is exposed to light through a photomask 40, as shown in FIG. 10(b). If required, the exposed part is heated to a specified temperature. Thereafter, the coating 33p is developed to form the coating
20 33p into a specified pattern, as shown in FIG. 10(c). Preferably, radiation irradiated for the exposure has an exposure wavelength in the range of 300-450nm, or preferably 350-420nm. An integrated quantity of exposure light is preferably in the range of 100-1,000mJ/cm², or further preferably 200-700mJ/cm². Further, when the exposed part of the coating 33p
25 irradiated is heated, for example, at a temperature in the range of not less

than 130°C to less than 150°C, it is solubilized (positive type) for the next processing procedure (development), while on the other hand, when heated, for example, at a temperature in the range of not less than 150°C to not more than 180°C, it is non-solubilized (negative type) for the next processing procedure (development). The development can be performed by any known method, such as a dipping process and a spraying process, by using a known developing solution such as alkaline developer. Preferably, the manufacturing method uses the negative type to produce the circuit pattern. Illustrated in FIG. 10 is an embodiment using the process steps of negative type for patterning the circuit.

[0051]

As shown in FIG. 10(d), the coating 33p of the precursor of the polyimide resin thus patterned is finally heated, for example, to 250°C or more to be cured (imidized), whereby the base layer 33 of polyimide resin is formed in the specified pattern. The base layer 33 thus formed have a thickness in the range of e.g. 2-30µm, or preferably 5-20µm.

[0052]

Sequentially, the conductive pattern 34 is formed on the base layer 33 in the form of a specified wired circuit pattern, as shown in FIG. 10(e). The conductive materials that may be used for forming the conductive pattern 34 include metals, such as copper, nickel, gold, solder or alloys thereof. Copper is preferably used. To form the conductive pattern 34 in the specified wired circuit pattern, the conductive pattern 34 may be formed on the base layer 33 in the specified wired circuit pattern in any known patterning process, such as the subtracting process, the additive process

and the semi-additive process. In this method, the semi-additive process is preferably used.

[0053]

The conductive pattern 34 thus formed is in the form of a pattern
5 formed by the plurality of lines of wire 34a, 34b, 34c and 34d which are spaced from each other in parallel with a given interval, as mentioned above. The conductive pattern 34 has a thickness in the range of e.g. 2-30 μm , or preferably 5-20 μm . The lines of wire 34a, 34b, 34c and 34d have a line width in the range of e.g. 10-500 μm , or preferably 30-200 μm . The
10 interval (space width) between the adjacent lines of wire 34a, 34b, 34c and 34d is in the range of e.g. 10-500 μm , or preferably 30-200 μm .

[0054]

Sequentially, the conductive pattern 34 is covered with the cover layer
35 of insulating material, as shown in FIG. 10(f)-(i). The same insulating
15 material as the insulating material of the base layer 35 is used for forming the cover layer 35. Preferably, photosensitive polyimide resin is used therefor.

[0055]

For example when the cover layer 35 is formed by using the
20 photosensitive polyimide resin, liquid solution of precursor of the photosensitive polyimide resin is applied to the whole area of the supporting board 32 and the base layer 33, first, and then is dried at a temperature in the range of e.g. 60-150 $^{\circ}\text{C}$, in the same manner as in the patterning of the base layer 33, to form a coating 35p of the precursor of the photosensitive
25 polyimide resin, as shown in FIG. 10(f). Then, the coating 35p is exposed

to light through the photomask 41, as shown in FIG. 10(g). If required, the exposed part is heated to a certain temperature. Thereafter, the coating 35p is developed to be patterned so that the conductive pattern 34 can be covered with the coating 35p, as shown in FIG. 10(h).

5 [0056]

In the patterning of the coating 35p, the photomasks 41 are placed to confront the areas where the external-side connecting terminals 38 are formed, so that the front side of the conductive pattern 34 can be exposed from the coating 35p to form the cover-side opening 42. To be more specific,
10 the coating 35p is opened so that the cover-side opening 42 can be formed in such a rectangle shape as to include the lines of wire 34a, 34b, 34c and 34d, so as to provide the external-side connecting terminals 38 in the form of the flying lead, as mentioned later.

[0057]

15 The coating 35p can be exposed to light and developed under the same condition as the condition for exposing and developing the base layer 33. Shown in FIG. 10 is the patterning in which the coating 35p is patterned in the negative type in the same manner as in the case of the base layer 33.

[0058]

20 As shown in FIG. 10(i), the coating 35p of the precursor of the polyimide resin thus patterned is finally heated, for example, to 250°C or more to be cured (imidized), whereby the cover layer 35 made of polyimide resin is formed on the conductive pattern 34. The cover layer 35 has a thickness in the range of e.g. 1-30µm, or preferably 2-5µm.

25 [0059]

Before the cover layer 35 is formed on the conductive pattern 34, the conductive pattern 34 may be protected by a thin film of rigid nickel by nickel plating.

[0060]

5 In the suspension board with circuit 31 thus formed, the external-side connecting terminals 38 are presented in the form of the flying lead exposed at both sides of the conductive pattern 34, as shown in FIG. 10(j)-(l).

[0061]

The external-side connecting terminals 38 are presented in the form of
10 the terminals exposed at both sides of the conductive pattern 34 in the following processes. First, as shown in FIG. 10(j), supporting-board-side openings 43 are formed in the supporting board 32 at portions thereof where the external-side connecting terminals 38 are formed or at portions thereof corresponding to the cover-side openings 42 of the cover layer 35, so that the
15 base layer 33 can be exposed. The supporting-board-side openings 43 can be formed by any known method. For example, after all area of the supporting board 32 but the areas of the same corresponding to the supporting-board-side openings 43 are subjected to masking, they are chemically etched.

20 [0062]

Sequentially, as shown in FIG. 10(k), base-side openings 44 are formed in the base layer 33 exposed in the supporting-board-side openings 43 of the supporting board 32, so as to expose the conductive pattern 34. Though the base-side openings 44 can be formed by a known method, the
25 base-side openings 44 are preferably formed by etching or by plasma

etching, in particular. The etching enables a portion of the base layer 33 to be precisely cut from the exposed surface of the base layer 33 to the back side of the conductive pattern 34.

[0063]

5 In the plasma etching, the supporting board 32 can be used as the mask to etch the entire base layer 33 exposed in the supporting-board-side openings 43 of the supporting board 32. For example, after the sample is disposed between opposed electrodes in an atmosphere in which a prescribed gas is filled in therebetween, high-frequency plasma is produced
10 therebetween. The prescribed gases that may be used include, for example, He, Ne, Ar, Xe, Kr, N₂, O₂, CF₄ and NF₃. Of these gases, Ar, O₂, CF₄ and NF₃ are preferably used. These gases may be used in mixture in a prescribed proportion. The gas pressure (degree of vacuum) is in the range of 0.5-200Pa, or preferably 10-100Pa. Cited as the conditions required for
15 producing the high-frequency plasma are the frequency in the range of e.g. 10kHz-20MHz, or preferably 10kHz-100kHz, and the power required for the plasma etching in the range of e.g. 0.5-10W/cm², or preferably 1-5W/cm². The frequency in the range of 10kHz-100kHz can make it easy to match with a plasma etching device (tune for resistances). In these atmospheric
20 conditions, the sample is disposed on the electrodes whose temperature is controlled to e.g. 0-120°C, or preferably 10-80°C, and is etched for the time required for the base layer 33 to be etched to a predetermined thickness.

[0064]

Since the base-side openings 44 of the base layer 33 thus formed are
25 formed by using the supporting board 32 as the mask, they can be formed in

the same size and shape as the supporting-board-side openings 43 of the supporting board 32.

[0065]

Thereafter, as shown in FIG. 10(l), metal plated layers 45 are
5 simultaneously formed by plating on both sides of the conductive pattern 34 thus exposed. The metal plated layers 45 can be formed by using either the electrolysis plating or the electroless plating, without any particular limitation. Also, the plating can be formed by using any known metal, without any particular limitation. Preferably, the electrolysis nickel
10 plating and the electrolysis gold plating are sequentially performed to form a gold plated layer 47 on a nickel plated layer 46. Preferably, the nickel plated layer 46 and the gold plated layer 47 both have a thickness in the range of about 1-5 μ m. As a result of this, the external-side connecting terminals 38 are formed with the conductive pattern exposed at both sides
15 thereof.

[0066]

As shown in FIG. 11, in the external-side connecting terminals 38 of the suspension board with circuit 31, widened portions 49 as reinforcing portions extending in a widthwise direction substantially orthogonal to an
20 extending direction of the conductive pattern 34 are provided in the conductive pattern 34 in the crossing areas 48 where the ends of the cover-side opening 42/the base-side opening 44 and the conductive patterns 34 are crossed each other, as is the case with the wired circuit board 11.

[0067]

25 To be more specific, the widened portions 49 are formed in the

respective lines of wire 34a, 34b, 34c and 34d at positions thereof which correspond to the crossing areas 48 (two areas per each line of wire) and arranged with space from each other along the longitudinal directions of the lines of wire 34a, 34b, 34c and 34d. The widened portions 49 are formed in such a generally round shape as to protrude widthwise from the lines of wire 34a, 34b, 34c and 34d, as shown in FIG. 11(b). Each widened portion 49 is arranged, with its generally outer half portion embedded in the cover layer 35/base layer 33 and its generally inner half portion exposed in the cover-side opening 42, the base-side opening 44 and the supporting-board-side opening 43, when a maximum widthwise length between the adjacent lines of wire is defined as a boundary between the outer half portion and the inner half portion, as is the case with widened portions 22 of the wired circuit board 11. Thus, the external-side connecting terminals 38 are formed in such a dumbbell shape that the lines of wire 34a, 34b, 34c and 34d are protruded widthwise at both ends thereof in the cover-side opening 42, the base-side opening 44 and the supporting-board-side opening 43.

[0068]

The widened portions 49 may be made identical in the maximum widthwise length and the longitudinal length extending along the extending direction of the conductive pattern 34 with the widened portions 22 of the wired circuit board 11 mentioned above. Also, the widened portions 49 may be formed in any shape other than the generally round shape, as long as they are shaped to protrude widthwise and have widths larger than the usual width. For example, the widened portion 49 may be formed in rectangle.

[0069]

The external-side connecting terminals 38 having these widened portions 49 can be formed in the processes given below. The widened portions 49 are formed with the patterning of the wired circuit pattern in the process of forming the conductive pattern 34. Then, in the processes of FIG. 10(h) and (k), the cover layer 35, the supporting board 32 and the base layer 33 are each opened so that the maximum widthwise length of the widened portion 49 can be within the crossing areas 48 and thereby the cover-side opening 42, the supporting-board-side opening 43 and the base-side opening 44 are formed. Thereafter, in the process shown in FIG. 10(i), the metal plated layer 45 is formed on each side of the conductive pattern 34 exposed in the cover-side opening 42 and the base-side opening 44/supporting-board-side opening 43.

[0070]

In this formation of the suspension board with circuit 31, since the widened portions 49 widened in the widthwise direction of the conductive pattern 34 are formed in the conductive pattern 34 in the crossing areas 48 where the ends of the cover-side opening 42/base-side opening 44 and the conductive pattern 34 are crossed each other, the physical strength of the conductive pattern 34 at the ends of the cover-side opening 42 and at the ends of the base-side opening 44 can be reinforced. This can produce the effect that for example when the conductive pattern 34 are subject to stress concentration at exposed portions thereof at ends of the cover-side opening 42 and base-side opening 44 in the process of bonding the external-side connecting terminals 38 and the read/write terminals 54 by applying

supersonic vibration of the bonding tool, the disconnection of the conductive pattern 34 can be effectively prevented, thus providing further improved connection reliability.

[0071]

5 In addition, the suspension board with circuit 31 may be formed so that the external-side connecting terminals 38 presented in the form of this flying lead can have cover-side projections 50 formed as the reinforcing portions and base-side projections 51 formed as the reinforcing portions, as shown in FIG. 12. Specifically, the cover-side projections 50 are formed to
10 project from the ends of the cover-side opening 42 onto the conductive pattern 34 in the cover-side opening 42 in the cover layer 35 in the crossing areas 48 where the ends of the cover-side opening 42/the base-side opening 44 and the conductive patterns 34 are crossed each other. The base-side projections 51 are formed to project from the ends of the base-side opening
15 44 onto the conductive pattern 34 in the base-side opening 44 in the base layer 33 in the crossing areas 48.

[0072]

To be more specific, the cover-side projections 50 and the base-side projections 51 are formed in the lines of wire 34a, 34b, 34c and 34d at
20 positions thereof corresponding to the crossing areas 48, two for each, with spaced from each other along the longitudinal direction of the lines of wire 34a, 34b, 34c and 34d, as shown in FIG. 12(b). These projections are formed in a convex shape projecting inwardly from the ends of the cover-side opening 42 and the base-side opening 44 along the extending direction
25 of the lines of wire 34a, 34b, 34c and 34d, respectively. The cover-side

projections 50 and the base-side projections 51 are overlapped with the lines of wire 34a, 34b, 34c and 34d and are so tapered (shaped generally in triangle as viewed from the top) that the overlap can gradually reduce toward the inside of the cover-side opening 42/base-side opening 44, respectively. As a result of this, the external-side connecting terminals 38 are so formed that the lines of wire 34a, 34b, 34c and 34d can be covered with the cover-side projections 50 and the base-side projections 51 at opposite ends thereof in the cover-side opening 42 and the base-side opening 44.

10 [0073]

The cover-side projections 50 and the base-side projections 51 may be made identical in projection length and basal width with the cover-side projections 25 and the base-side projections 26 of the wired circuit board 11. Also, the shape of the cover-side projections 50 and the base-side projections 15 51 is not limited to the one shown in FIG. 12(b), as long as those projections have such a shape as to overlap with the lines of wire 34a, 34b, 34c and 34d along the longitudinal direction of the lines of wire 34a, 34b, 34c and 34d. For example, the cover-side projections 50 and the base-side projections 51 may be formed to project toward the inside thereof in a tapered manner, 20 with the basal width slightly larger than the line width of the lines of wire 34a, 34b, 34c and 34d. Further, those projections 50, 51 may be formed in such a rectangular shape as to overlap with the lines of wire 34a, 34b, 34c and 34d along the longitudinal direction of the lines of wire 34a, 34b, 34c and 34d, without limiting to the generally triangle shape.

25 [0074]

The external-side connecting terminals 38 having these cover-side projections 50 and the base-side projections 51 can be formed as follows. In the processes FIG. 10(g)-(i), the cover layer 35 is opened in such a manner as to form the cover-side projections 50 to thereby produce the cover-side opening 42. In the process of FIG. 10(k), the base layer 33 is opened in such a manner as to form the base-side projections 50 to thereby produce the base-side opening 44. Thereafter, in the process of FIG. 10(l), the metal plated layer 45 is formed on each side of the conductive pattern 34 exposed in the cover-side opening 42 and the base-side opening 44.

10 [0075]

In this formation of the suspension board with circuit 31, since the cover-side projections 50 and the base-side projections 51 are formed at the cover layer 35 and the base layer 33 in the crossing areas 48 where the ends of the cover-side opening 42/base-side opening 44 and the conductive patterns 43 are crossed each other, so as to project from the ends of the cover-side opening 42/the base-side opening 44 onto the conductive pattern 34 in the cover-side opening 42 and the base-side opening 44, respectively, the physical strength of the conductive pattern 34 at the ends of the cover-side opening 42 and at the ends of the base-side opening 44 can be reinforced. This can produce the effect that for example when the conductive pattern 34 are subject to stress concentration at exposed portions thereof at ends of the cover-side opening 42 and base-side opening 44 in the process of bonding the external-side connecting terminals 38 and the read/write terminals 54 by applying supersonic vibration of the bonding tool, the disconnection of the conductive pattern 34 can be effectively

prevented, thus providing improved connection reliability.

[0076]

It is to be noted that in the suspension board with circuit 31, both of cover-side projections 50 and the base-side projections 51 are not necessarily required. For example, only the cover-side projections 50 may be formed, as shown in FIG. 13. Alternatively, only the base-side projections 51 may be formed, as shown in FIG. 14.

[0077]

Further, modification may be made of the invention by forming the widened portions 49 in the conductive pattern 34 and also forming the cover-side projections 50 in the cover layer 35 and/or forming the base-side projections 51 in the base layer 33, though not shown.

[0078]

In this suspension board with circuit 31, the external-side connecting terminals 38 may be formed in such a manner that the conductive pattern 34 is depressed toward the supporting board 32 with respect to the remaining portions of the conductive pattern 34 at its portions corresponding to the external-side connecting terminals 38 and also the base-side opening 44 and the supporting-board-side opening 43 are made larger than the areas in which the metal plated layers 45 are formed, as shown in FIG. 15(a). In the external-side connecting terminals 38 thus formed, the widened portion 49 may be formed in the conductive pattern 34 in the crossing areas 48 where the ends of the cover-side opening 42/base-side opening 44 and the conductive pattern 34 are crossed each other, as shown in FIG. 12(b).

[0079]

This suspension board with circuit 31 can be formed in the processes shown in FIG. 16, for example. First, the coating 33p of the liquid solution of precursor of the photosensitive polyimide resin is formed on the previously prepared supporting board 32 in the same manner as in the above, as shown in FIG. 16(a). Then, as shown in FIG. 16(b), in the process of exposing the coating 33p to light, in addition to the photomasks 40 that permit no irradiated light to transmit through the masks, photomasks 52 that permit the irradiated light to partially transmit through the masks (average transmittance ratio in the range of 1-99%) are placed to confront the areas for the external-side connecting terminals 38 to be formed in the coating 33p. Then, the coating 33p is exposed to light through the photomask 52, such that the area in the coating 33p in which the external-side connecting terminals 38 is to be formed is exposed to a smaller amount of light exposure than an amount of light exposure to the remaining areas of the coating 33p. Sequentially, the coating is developed and cured, as mentioned above. As a result of this, the areas of the base layer 33 in which the external-side connecting terminals 38 is to be formed is made smaller in thickness than the remaining areas of the base layer 33, as shown in FIG. 16(c) and (d).

[0080]

The photomasks 52 may be formed in the following manner. For example, a semi-translucent part of the front surface of the photomask 52 is finely roughened so that components of irregular reflection on the front surface of the photomask 52 can be increased to reduce components of the

transmitted light in that part. Or, an irradiated light absorbing film is stuck on the semi-translucent part of the photomask 52 so that the components of the transmitted light in that semi-translucent part can be reduced. Or, a pattern having a light transmitting area and a light shielding area is formed on the semi-translucent part of the photomask 52 so that the components of the transmitted light in that part can be reduced.

[0081]

Further, in the case of the photomask 52 comprising a thin metal film forming a light-shielding pattern thereon, a thin metal film smaller in thickness than the thin metal film of the photomask 52 may be formed on the semi-translucent part of the photomask 52 so that the components of the transmitted light in that semi-translucent part can be reduced. In other words, this photomask 52 can be formed in the following manner: A photomask 52 with no thin metal film formed in the semi-translucent part thereof (a conventional photomask) is formed. After a resist is formed on that photomask 52 so that only the semi-translucent part can be exposed, a thin metal film made of e.g. chromium smaller in thickness than the above-mentioned thin metal film is formed on the photomask 52 by vapor deposition or by plating and, thereafter, the resist is peeled.

[0082]

Of these photomasks 52, the photomasks 52 each having the semi-translucent part 53 on which the pattern of the light transmitting area and the light shielding area is formed as shown in FIG. 17 are preferably used. These photomasks 52 are each made of a sheet of glass, such as quartz glass or soda glass, of thickness of 2-5mm. The thin metal film formed on the

semi-translucent part 53 of the photomask 52 made of the glass is patterned so that the light transmission ratio (transmissivity) in the semi-translucent part 53 of the glass can be reduced more than in the remaining parts of the glass. The pattern of the thin metal film can be formed, for example, by the process that after a thin metal film made of e.g. chromium is formed on the whole area of the glass by vapor deposition or by plating, the thin metal film is patterned by use of laser or electron beam. To be more specific, the pattern of the semi-translucent part 53 is preferably presented in the form of a repeat pattern in which the light transmitting portions and the light shielding portions being alternately arranged at a not more than $6 \mu\text{m}$ pitch (width of the light transmitting portion and the light shielding portion) and of which averaged transmittance ratio is not more than 80% or preferably not more than 50%. For example, a striped pattern having the average transmission ratio of about 50% as shown in FIG. 17(a); a latticed pattern having the average transmission ratio of about 25% as shown in FIG. 17(b); a circular staggered pattern having the average transmission ratio of about 25% as shown in FIG. 17(c); and a circular staggered pattern having the average transmission ratio of about 70% as shown in FIG. 17(d) are preferably used.

20 [0083]

While the patterning is provided in the negative type in the embodiment mentioned above, the patterning can be provided in the positive type as well. For example when the patterning is provided in the positive type, the photomask 52 may be so structured that the transmission ratio of irradiated light in the semi-translucent part of the photomask can

be increased more than in the remaining parts of the photomask.

[0084]

The base layer 33 thus formed has a thickness in the range of e.g. 2-30 μm , or preferably in the range of 5-20 μm . The base layer 33 usually has
5 a thickness of about 10 μm . The area of the base layer 33 in which the external-side connecting terminals 38 are to be formed has a thickness of usually 80% or less of the thickness of the remaining areas. For example, that area of the base layer 33 preferably has thickness of not more than 8 μm , or further preferably not more than 5 μm . Suppose that the area of
10 the base layer 33 in which the external-side connecting terminals 38 are to be formed has thickness of 8 μm or less, when the remaining areas have a usual thickness of 10 μm , the time required for the opening to be formed in the later stage can be shortened to the extent corresponding to 2 μm .

[0085]

15 The area of the base layer 33 in which the external-side connecting terminals 38 are to be formed has a lower limit of thickness or a minimum thickness to serve as a barrier layer against the conductive pattern 34 when the supporting board 32 is opened. For example, the area of the base layer 33 in which the external-side connecting terminals 38 are to be formed can
20 have e.g. 3 μm , or further about 1 μm , as the minimum thickness. Accordingly, the area of the base layer 33 in which the external-side connecting terminals 38 are to be formed preferably has a thickness in the range of 0.1-8 μm or further preferably 1.0-5 μm .

[0086]

25 Sequentially, the conductive pattern 34 is formed on the base layer 33

in the form of a specified wired circuit pattern in the same manner as in the above, as shown in FIG. 16(e). Since the areas of the base layer 33 on which the external-side connecting terminals 38 are to be formed are made smaller in thickness than the remaining areas of the base layer 33, the
5 conductive pattern 34 is formed so that its portions on which metal plated layers 45 are formed in the later stage are depressed toward the supporting board 32 with respect to the remaining portions of the conductive pattern 34 to an extent corresponding to the reduced thickness. In this formation of the conductive pattern 34, the widened portions 49 are formed
10 simultaneously with the patterning of the wired circuit pattern.

[0087]

Sequentially, as shown in FIG. 16(f)-(i), the conductive pattern 34 is covered with the cover layer 35 in the same manner as in the above. Then, the cover-side opening 42 is formed in the area of the conductive pattern 34
15 in which the external-side connecting terminal 38 is to be formed so that the maximum lengths of the widened portions 49 are placed in the crossing areas 48. Thereafter, the supporting-board-side opening 43 is formed to be larger than the area of the supporting board 32 corresponding to the cover-side opening 42, as shown in FIG. 16(j). Then, the base-side opening 44 is
20 formed in the base layer 33 exposed in the supporting-board-side opening 43 so that the maximum lengths of the widened portions 49 are placed in the crossing areas 48, as shown in FIG. 16(k). Thereafter, the metal plated layers 45 is formed on each side of the conductive pattern 34 exposed in the cover-side opening 42 and in the base-side opening 44/
25 side opening 43, as shown in FIG. 16(l). The metal plated layer 45 thus

formed is positioned with a certain space between its periphery and the peripheries of the base-side opening 44 and supporting-board-side opening 43.

[0088]

5 When the suspension board with circuit 31 is produced in this method, the base layer 33 is formed to have smaller thickness at the base-side opening 44 for exposing the conductive pattern 34 than at the remaining portions of the base layer 33 in the process of forming the base layer 33. Consequently, when the base layer 33 is etched in the process of forming the
10 external-side connecting terminals 38, as shown in FIG. 16(k), the etching time required for the conductive pattern 34 to be exposed can be shortened to an extent corresponding to the difference between the reduced thickness of the base layer 33 at the opening portions 31 and the thickness of the remaining portions. This enables the conductive pattern 34 to be exposed
15 in a short time, and as such can provide improved efficiency in producing the external-side connecting terminals 38 in the form of the flying lead exposed at both sides thereof.

[0089]

 In this formation, since the base-side opening 44 and the supporting-
20 board-side opening 43 are formed to be larger than the exposed portion of the conductive pattern 34, a certain space is left between the periphery of the metal plated layer 45 and the peripheries of the base-side opening 44 and supporting-board-side opening 43. This can produce the effect that for example when the metal plated layer 45 is increased in thickness for
25 improvement in connection reliability, the metal plated layer 45 and the

supporting board 32 can be prevented from contacting with each other. This can surely prevent occurrence of a short circuit from the contact between the metal plated layer 45 and the supporting board 32, thus providing improved connection reliability and voltage proof property of the suspension board with circuit 32.

[0090]

In the suspension board with circuit 31, the interval formed between the periphery of the metal plated layer 45 and the periphery of the supporting-board-side opening 43 is preferably at least $1\mu\text{m}$, or preferably in the order of $2\text{-}100\mu\text{m}$.

[0091]

Further, in this formation, since the area of the conductive pattern 34 in which the metal plated layer 45 is formed is so formed as to be depressed toward the supporting board 32, the distance from the front side of the supporting board 32 to the front side of the metal plated layer 45 is shortened to an extent corresponding to the depression with respect to the remaining areas of the conductive pattern 34 and, as a result of this, the metal plated layers 45 are placed closer to the outside of the supporting board 32 to that extent. This can produce the effect that for example when the external-side connecting terminals 38 are connected with read/write terminals 54 of the read/write board 39 in such a manner that the read/write terminals 54 are laid over the metal plated layers 45 and are bonded to each other by applying supersonic vibration of the bonding tool, the pressure bonding can be well ensured, thus providing further improved connection reliability.

[0092]

In the suspension board with circuit 31 thus formed, the thicknesswise interval formed between the front side of the metal plated layers 45 and the interface between the base layer 33 and the supporting board 32 is preferably $\pm 6\mu\text{m}$, or further preferably $\pm 2\mu\text{m}$.

[0093]

This suspension board with circuit 31 may be formed so that the external-side connecting terminals 38 presented in the form of the flying lead can have cover-side projections 50 formed as the reinforcing portions and base-side projections 51 formed as the reinforcing portions, as shown in FIG. 18. Specifically, the cover-side projections 50 are formed to project from the ends of the cover-side opening 42 onto the conductive pattern 34 in the cover-side opening 42 in the cover layer 35 in the crossing area 48 where the ends of the cover-side opening 42/the base-side opening 44 and the conductive patterns 34 are crossed each other. The base-side projections 51 are formed to project from the ends of the base-side opening 44 onto the conductive pattern 34 in the base-side opening 44 in the base layer 33 in the crossing areas 48.

[0094]

To be more specific, the cover-side projections 50 and the base-side projections 51 are formed in the respective lines of wire 34a, 34b, 34c and 34d at positions thereof corresponding to the crossing areas 48 (two areas per each line of wire) and arranged with space from each other along the longitudinal direction of the lines of wire 34a, 34b, 34c and 34d, as shown in FIG. 18(b). These projections are formed in a convex shape projecting

inwardly from the ends of the cover-side opening 42 and the base-side opening 44 along the extending direction of the lines of wire 34a, 34b, 34c and 34d, respectively. The cover-side projections 50 and the base-side projections 51 are overlapped with the lines of wire 34a, 34b, 34c and 34d and are so tapered (shaped generally in triangle as viewed from the top) that the overlap can gradually reduce toward the inside of the cover-side opening 42/base-side opening 44, respectively. As a result of this, the external-side connecting terminals 38 are so formed that the lines of wire 34a, 34b, 34c and 34d can be covered with the cover-side projections 50 and the base-side projections 51 at opposite ends thereof in the cover-side opening 42 and the base-side opening 44.

【0095】

The cover-side projections 50 and the base-side projections 51 may be made identical in projection length and basal width with the cover-side projections 25 and the base-side projections 26 of the wired circuit board 11 mentioned above. Also, the shape of the cover-side projections 50 and the base-side projections 51 is not limited to the one shown in FIG. 18(b), as long as those projections have such a shape as to overlap with the lines of wire 34a, 34b, 34c and 34d along the longitudinal direction of the lines of wire 34a, 34b, 34c and 34d. For example, the cover-side projections 50 and the base-side projections 51 may be formed to project toward the inside thereof in a tapered manner, with the basal width slightly larger than the line width of the lines of wire 34a, 34b, 34c and 34d. Further, those projections 50, 51 may be formed in such a rectangular shape as to overlap with the lines of wire 34a, 34b, 34c and 34d along the longitudinal direction

of the lines of wire 34a, 34b, 34c and 34d, without limiting to the generally triangle shape.

5 【0096】

In the suspension board with circuit 31 shown in FIG. 18, the base-side opening 44 is formed to be larger in area than the cover-side opening 42, so that the base-side projection 51 is formed to be larger in length than the cover-side projection 50 to that extent corresponding to the difference in area between the base-side opening 44 and the cover-side opening 42, as shown in FIG. 18(a).

10 【0097】

The external-side connecting terminals 38 having these cover-side projections 50 and the base-side projections 51 are formed as follows. In the process of FIG. 16(g)-(i), the cover layer 35 is opened in such a manner as to form the cover-side projections 50 to thereby produce the cover-side opening 42. In the process of FIG. 16(k), the base layer 33 is opened in such a manner as to form the base-side projections 50 to thereby produce the base-side opening 44. Thereafter, in the process of FIG. 16(l), the metal plated layer 45 is formed on each side of the conductive pattern 34 exposed in the cover-side opening 42 and the base-side opening 44.

15 【0098】

It is to be noted that in the suspension board with circuit 31 as well, both of cover-side projections 50 and the base-side projections 51 are not necessarily required, as is the case with the above. For example, only the cover-side projections 50 may be formed, as shown in FIG. 19.

20 Alternatively, only the base-side projections 51 may be formed, as shown in

FIG. 20.

[0099]

Further, modification may be made of the invention by forming the widened portions 49 in the conductive pattern 34 and also forming the cover-side projections 50 in the cover layer 35 and/or forming the base-side projections 51 in the base layer 33, though not shown.

[0100]

Although the external-side connecting terminals 38 provided in the form of the flying lead have been exclusively discussed above, this suspension board with circuit 31 includes magnetic-head-side connecting terminals 37 provided in the form of the flying lead identical with the external-side connecting terminals 38.

[0101]

[Examples]

While in the following, the present invention will be described in further detail with reference to Examples, the present invention is not limited to any Examples.

[0102]

Example 1

A liquid solution of precursor of photosensitive polyimide resin was applied on the stainless steel foil (SUS304 H-TA) having thickness of 20 μ m so that after dried, it could have a thickness of 24 μ m and then dried at 130 $^{\circ}$ C to thereby form a coating of the precursor of the photosensitive polyimide resin (Cf. FIG. 16(a)). Sequentially, the coating was exposed to light (405nm, 1,500mJ/cm²) through a photomask (Cf. FIG. 16(b)). The

exposed part of the coating was heated to 180°C and then developed by using an alkaline developer, whereby the coating was patterned with the negative imaging (Cf. FIG. 16(c)). Sequentially, the patterned coating of the precursor of the photosensitive polyimide resin was heated at 350°C to be cured (imidized), whereby a base layer made of polyimide resin of thickness of 10μm was formed in the specified pattern (Cf. FIG. 16(d)).

[0103]

In forming the base layer, the photomask of metal film having a latticed repeat pattern in which the light transmitting portions and the light shielding portions are alternately arranged at a not more than 6 μm pitch (which corresponds to the photomask 52 having the average transmission ratio of about 25% shown in FIG. 17(b)), was positioned over the coating at its portion which is to be opened in the later stage and at which an external-side connecting terminals are to be formed. Then, the coating was exposed to light through the photomask, so that the amount of light exposure in the portion of the coating at which the external-side connecting terminals are to be formed could be reduced more than the amount of light exposure in the remaining portions of the coating (Cf. FIG. 16(b)). As a result of this, after the coating was developed and cured, the base layer having a thickness of 2μm at portions thereof at which the external-side connecting terminals are to be formed and a thickness of 10μm at the remaining portions thereof was obtained (Cf. FIG. 16(d)).

[0104]

Sequentially, a thin chrome film of thickness of 300Å and a thin copper film having thickness of 700Å were formed in sequence on the

whole area of the stainless steel foil and the base layer by a sputtering deposition process. Thereafter, a plating resist having an opposite pattern to the specified wired circuit pattern was formed by use of a dry film resist, and a conductive pattern having the specified wired circuit pattern was formed in the part of the base layer where the plating resist was not formed, in the semi-additive method using the electrolysis copper plating (Cf. FIG. 16(e)). As a result of the base layer being formed to be smaller in thickness at its part at which the external-side connecting terminals are to be formed than at its remaining parts, the conductive pattern thus formed had, at its part at which the external-side connecting terminals are to be formed, concave portions depressed toward the stainless steel foil from the remaining portions of the conductive pattern with respect to the thickness direction by about $8 \mu\text{m}$. The conductive pattern was formed to have thickness of $10 \mu\text{m}$ and have the wired pattern formed by four lines of wire each having width of $110 \mu\text{m}$ and spaced from each other in parallel at interval of $200 \mu\text{m}$.

[0105]

Further, generally round widened portions (Cf. FIG. 15(b)), which were widened in the widthwise direction substantially orthogonal to the extending direction of the lines of wire and had the maximum widthwise length of $230 \mu\text{m}$ and the longitudinal length of $100 \mu\text{m}$, were formed in the respective lines of wire in crossing areas where the ends of the cover-side opening/the base-side opening and the lines of wire are crossed each other, two for each line of wire.

[0106]

Thereafter, the plating resist was removed by chemical etching and then the thin chromium film and the thin copper film on which the plating resist had been formed were removed by chemical etching.

[0107]

5 Sequentially, a rigid, thin nickel film having thickness of 0.1 μ m was formed on the surface of the conductive pattern and the surface of the stainless steel foil by the electroless nickel plating. Thereafter, a liquid solution of a precursor of the photosensitive polyimide resin was applied on the thin nickel film and the base layer and then heated at 130 $^{\circ}$ C to thereby
10 form a coating of the precursor of the photosensitive polyimide resin (Cf. FIG. 16(f)). Sequentially, the coating was exposed to light (405nm, 1,500mJ/cm²) through the photomask (Cf. FIG. 16(g)). The exposed part of the coating was heated to 180 $^{\circ}$ C and then developed by using an alkaline developer, whereby the coating was patterned so that the conductive layer
15 could be covered with the coating (Cf. FIG. 16(h)). Sequentially, the patterned coating of the precursor of photosensitive polyimide resin was heated at 350 $^{\circ}$ C to be cured (imidized), whereby the cover layer comprising polyimide resin of thickness of 3 μ m was formed on the conductive layer (FIG. 16(i)).

20 [0108]

It is to be noted that in forming the cover layer, the cover-side openings were formed in the cover layer so that when the cover layer was patterned, the thin nickel film on the conductive pattern at its part at which the external-side connecting terminals are to be formed could be exposed.

25 [0109]

Sequentially, the external-side connecting terminals were formed in the state in which their both sides were exposed. First, the supporting-board-side openings larger than the cover-side openings were formed in the stainless steel foil at its portions corresponding to the cover-side openings so that the base layer could be exposed (Cf. FIG. 16(j)). The supporting-board-side openings were formed in the process that after all of the areas of the stainless steel foil, except the areas in which the supporting-board-side openings are to be formed, were subjected to masking, the stainless steel foil was subjected to the chemical etching. At the same time as the formation of the supporting-board-side openings, the gimbals were cut into a predetermined shape by the chemical etching.

[0110]

Sequentially, the thin nickel film as was exposed in the cover-side openings was peeled and the thin nickel film formed on the stainless steel foil was peeled.

[0111]

Then, the base layer exposed in the supporting-board-side openings of stainless steel foil were opened and thereby the base-side openings were formed to expose the ground formed on the back side of the conductive pattern (Cf. FIG. 16(k)). The base-side openings were formed by the plasma etching. In the plasma etching, with the stainless steel foil as the mask, the entire base layer exposed in the supporting-board-side openings of the stainless steel foil was etched for about 2 minutes in the conditions of: the mixed gas of CF_4 and O_2 ($CF_4/O_2 = 20/80$) used as the gas filled; the gas pressure (degree of vacuum) of 25Pa; the frequency of 13.5MHz; and the

power required for the plasma etching of 2,500W.

[0112]

The base-side openings thus formed were formed in the same size and shape as the supporting-board-side openings, and the space of about $50 \mu\text{m}$ was defined between the periphery of the ground exposed in the base-side openings and the periphery of the base-side opening/supporting-board-side opening.

[0113]

Thereafter, the ground exposed in the base-side openings were peeled to expose the back side of the conductive pattern. Sequentially, the metal plated layers were formed by performing the electrolysis nickel plating and the electrolysis gold plating being alternately, so that the nickel plated layers having thickness of $2 \mu\text{m}$ and the gold plated layer having thickness of $1 \mu\text{m}$ were formed on the both sides of the conductive pattern thus exposed (FIG. 16(I)).

[0114]

The metal plated layers on the back side of the conductive pattern thus formed left the thicknesswise interval of $\pm 2 \mu\text{m}$ between the front side of the metal plated layers and the interface between the base layer and the stainless steel foil and also left the interval of $47 \mu\text{m}$ between the periphery of the metal plated layer and the periphery of the base-side opening/the supporting-board-side opening.

[0115]

After these processes, the suspension board with circuit was obtained in which the external connecting terminals were presented in the form of

the flying lead of the conductive pattern in which the widened portions were formed in the lines of wire, respectively (Cf. FIG. 15).

[0116]

Example 2

5 The suspension board with circuit having the external-side connecting terminals produced in the form of the flying lead of the conductive pattern whose lines of wire were covered with the base-side projections at their exposed ends was produced (FIG. 20) in the same operation as in Example 1, except that instead of forming the widened portions in the lines of wire of
10 the conductive pattern, the base-side projections of generally triangle as viewed from the top having the basal width of 110 μ m and the projection length of 200 μ m were formed in the base layer in the crossing areas (two areas per each line of wire) where the ends of the base-side opening and the lines of wire are crossed each other, so as to project from the ends of the
15 base-side opening onto the conductive pattern in the base-side opening in the process of opening the base layer to form the base-side openings (Cf. FIG. 16(k)).

[0117]

Comparative Example 1

20 Except that no widened portions were formed in the lines of wire of the conductive pattern, the suspension board with circuit having the external-side connecting terminals presented in the form of the flying lead was produced (Cf. FIG. 21) in the same operation as in Example 1.

[0118]

25 Evaluation

After being bonded to the external terminals comprising gold pads by applying supersonic vibration thereto by use of the bonding tool, the external-side connecting terminals of the suspension boards with circuit obtained in Examples 1 and 2 and Comparative Example 1 were put to the peel tests to measure the bonding strength.

[0119]

The test results are shown in Table 1 given below. It should be noted that all destructions occurred in the conductive patterns of the suspension boards with circuit of Examples 1 and 2 took place in the areas where the conductive pattern was covered with the cover layer and the base layer.

[0120]

[Table 1]

	Example 1	Example 2	Comparative Example 1
Bonding strength in peel test (mN)	540	590	490

[Effects of the Invention]

As mentioned above, according to the wired circuit board of the present invention, since at least any one of the first insulating layer, the second insulating layer and the conductive pattern has reinforcing portions for reinforcing the conductive pattern formed at ends of the opening in crossing areas where ends of the opening and the conductive pattern are crossed each other, the physical strength of the conductive pattern at the ends of the opening can be reinforced. This can produce the effect that for example when the conductive pattern is subject to stress concentration at exposed portions thereof at ends of the opening in the process of bonding the

terminal portions and the external connecting terminals by applying supersonic vibration of a bonding tool, the disconnection of the conductive pattern can be effectively prevented, thus providing improved connection reliability.

5 [0121]

Hence, even when the wired circuit board of the present invention is produced in the form of the flying lead in which both sides of the conductive pattern are exposed, it can be suitably used as the suspension board with circuit with high connection reliability.

10 [Brief Description of the Drawings]

FIG. 1 shows an embodiment of a wired circuit board (wherein a widened portion is formed) of the present invention: (a) is a sectional view of a principal portion of a terminal portion of the wired circuit board; and (b) is a plan view of the terminal portion of the same.

15 FIG. 2 is an enlarged plan view of FIG. 1(b).

FIG. 3 illustrates the production processes of a wired circuit board shown in FIG. 1:

(a) shows the step of forming a conductive pattern on a base layer;

(b) shows the step of forming a base layer on the conductive pattern;

20 (c) shows the step of forming a cover-side opening on the cover layer at a portion thereof at which terminals are to be formed;

(d) shows the step of forming a base-side opening on the base layer at a portion thereof at which terminals are to be formed; and

25 (e) shows the step of forming a metal plated layer on each of front and back sides of the conductive pattern exposed in the cover-side opening and

the base-side opening.

FIG. 4 shows another embodiment of the wired circuit board (wherein a cover-side projection and a base-side projection are formed) of the present invention: (a) is a sectional view of a principal portion of a terminal portion
5 of the wired circuit board; and (b) is a plan view of the terminal portion of the same.

FIG. 5 is an enlarged view of the plan view shown in FIG. 4(b).

FIG. 6 is an enlarged view of the plane view of another embodiment shown in FIG. 4(b).

10 FIG. 7 shows in section a principal portion of another embodiment (only the cover-side projection is formed) of the wired circuit board shown in FIG. 4(a).

FIG. 8 shows in section a principal portion of still another embodiment (only the base-side projection is formed) of the wired circuit board shown in
15 FIG. 4(a).

FIG. 9 is a plan view of a suspension board with circuit presented as one embodiment of the wired circuit board of the present invention.

FIG. 10 illustrates the production processes of the suspension board with circuit shown in FIG. 9:

20 (a) shows the step of forming a coating of a precursor of a photosensitive polyimide resin on a supporting board;

(b) shows the step of exposing the coating to light through a photomask;

(c) shows the step of developing the coating to form it into a
25 predetermined pattern;

(d) shows the step of curing the patterned coating to form the base layer,

(e) shows the step of forming a conductive pattern on the base layer;

(f) shows the step of forming a coating of a precursor of a photosensitive polyimide resin on the conductive pattern;

(g) shows the step of exposing the coating to light through a photomask;

(h) shows the step of developing the coating to form it into a predetermined pattern;

(i) shows the step of curing the patterned coating to form the cover layer;

(j) shows the step of opening the supporting board at portions thereof at which the external-side connecting terminals are formed;

(k) shows the step of opening the base layer at portions thereof at which the external-side connecting terminals are formed; and

(l) shows the step of forming a metal plated layer on each side of the exposed conductive pattern.

FIG. 11 shows an embodiment of a suspension board with circuit shown in FIG. 9 (wherein a widened portion is formed) of the present invention: (a) is a sectional view of a principal portion of an external-side connecting terminal of the suspension board with circuit; and (b) is a plan view of the external-side connecting terminal of the same.

FIG. 12 shows an embodiment of a suspension board with circuit shown in FIG. 9 (wherein a cover-side projection and a base-side projection are formed): (a) is a sectional view of a principal portion of an external-side

connecting terminal of the suspension board with circuit; and (b) is a plan view of the external-side connecting terminal of the same.

FIG. 13 shows in section a principal portion of another embodiment (only the cover-side projection is formed) of the suspension board with circuit shown in FIG. 12(a).

FIG. 14 shows in section a principal portion of still another embodiment (only the base-side projection is formed) of the suspension board with circuit shown in FIG. 12(a).

FIG. 15 shows an embodiment of a suspension board with circuit shown in FIG. 9 (wherein the conductive pattern has a concave form and a widened portion is formed): (a) is a sectional view of a principal portion of an external-side connecting terminal of the suspension board with circuit; and (b) is a plan view of the external-side connecting terminal of the same.

FIG. 16 illustrates the production processes of the suspension board with circuit shown in FIG. 15:

(a) shows the step of forming a coating of a precursor of a photosensitive polyimide resin on a supporting board;

(b) shows the step of exposing the coating to light through a photomask;

(c) shows the step of developing the coating to form it into a predetermined pattern;

(d) shows the step of curing the patterned coating to form the base layer,

(e) shows the step of forming a conductive pattern on the base layer;

(f) shows the step of forming a coating of a precursor of a

photosensitive polyimide resin on the conductive pattern;

(g) shows the step of exposing the coating to light through a photomask;

(h) shows the step of developing the coating to form it into a predetermined pattern;

(i) shows the step of curing the patterned coating to form the cover layer;

(j) shows the step of opening the supporting board at portions thereof at which the external-side connecting terminals are formed;

(k) shows the step of opening the base layer at portions thereof at which the external-side connecting terminals are formed; and

(l) shows the step of forming a metal plated layer on each side of the exposed conductive pattern.

FIG. 17 is a schematic plan view of an embodiment of a photomask used for exposing the coating to light in the step of FIG. 16(b):

(a) shows a semi-translucent striped pattern having an average transmission ratio of about 50%;

(b) shows a semi-translucent latticed pattern having an average transmission ratio of about 25%;

(c) shows a semi-translucent circular staggered pattern having an average transmission ratio of about 25%; and

(d) shows a semi-translucent circular staggered pattern having an average transmission ratio of about 70%.

FIG. 18 shows an embodiment of a suspension board with circuit shown in FIG. 9 (wherein the conductive pattern has a concave form and a

cover-side projection and a base-side projection are formed): (a) is a sectional view of a principal portion of an external-side connecting terminal of the suspension board with circuit; and (b) is a plan view of the external-side connecting terminal of the same.

5 FIG. 19 shows in section a principal part of another embodiment of a suspension board with circuit shown in FIG. 18(a) (wherein only the cover-side projection is formed).

 FIG. 20 shows in section a principal part of still another embodiment of a suspension board with circuit shown in FIG. 18(a) (wherein only the
10 base-side projection is formed).

 FIG. 21 shows a conventional suspension board with circuit: (a) is a sectional view of a principal portion of a terminal of the suspension board with circuit; and (b) is a plan view of the terminal of the same.

[Description of Reference Numerals]

15	11	Wired circuit board
	12	Base layer
	13	Conductive pattern
	14	Cover layer
	16	Terminal portion
20	17	Cover-side opening
	18	Base-side opening
	21	Crossing area
	22	Widened portion
	25	Cover-side projection
25	26	Base-side projection

	31	Suspension board with circuit
	32	Supporting board
	33	Base layer
	34	Conductive pattern
5	35	Cover layer
	38	External-side connecting terminal
	42	Cover-side opening
	43	Supporting-board-side opening
	44	Base-side opening
10	48	Crossing area
	49	Widened portion
	50	Cover-side projection
	51	Base-side projection

[Document Name] Abstract of Disclosure

[Abstract]

[Object] To provide a wired circuit board having a terminal portion formed as a flying lead that can provide enhanced strength of the conductive pattern, both sides of which are exposed, by simple construction to effectively prevent disconnection of the conductive pattern.

[Solving Means] The wired circuit board 11 having the terminal portion 16 formed as the flying lead in which the both sides of the conductive pattern 34 are exposed includes, in crossing areas 21 where ends of a cover-side opening 17 and ends of a base-side opening 18 and the conductive pattern 13 are crossed each other, (i) widened portions 22 formed in the conductive pattern 13 or (ii) cover-side projections 25 and base-side projections 26 formed in the cover layer 35 and the base layer 33, respectively.

[Selective Drawing] FIG. 1



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/195,392	07/16/2002	Makoto Komatsubara	30015280.0001	2813

35161 7590 11/28/2003
DICKINSON WRIGHT PLLC
1901 L. STREET NW
SUITE 800
WASHINGTON, DC 20036

EXAMINER

VIGUSHIN, JOHN B

ART UNIT PAPER NUMBER

2827

DATE MAILED: 11/28/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No.	Applicant(s)	
	10/195,392	KOMATSUBARA ET AL.	
	Examiner	Art Unit	
	John B. Vigushin	2827	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondenc address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) Responsive to communication(s) filed on 25 August 2003.
- 2a) This action is FINAL.
- 2b) This action is non-final.
- 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) Claim(s) 1-9 is/are pending in the application.
 - 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) Claim(s) _____ is/are allowed.
- 6) Claim(s) 1-3 and 7-9 is/are rejected.
- 7) Claim(s) 4-6 is/are objected to.
- 8) Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) The specification is objected to by the Examiner.
- 10) The drawing(s) filed on _____ is/are: a) accepted or b) objected to by the Examiner.
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. §§ 119 and 120

- 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
 - a) All b) Some * c) None of:
 - 1. Certified copies of the priority documents have been received.
 - 2. Certified copies of the priority documents have been received in Application No. _____.
 - 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
 - * See the attached detailed Office action for a list of the certified copies not received.
- 13) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application) since a specific reference was included in the first sentence of the specification or in an Application Data Sheet. 37 CFR 1.78.
 - a) The translation of the foreign language provisional application has been received.
- 14) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121 since a specific reference was included in the first sentence of the specification or in an Application Data Sheet. 37 CFR 1.78.

Attachment(s)

- 1) Notice of References Cited (PTO-892)
- 2) Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) Information Disclosure Statement(s) (PTO-1449) Paper No(s) _____
- 4) Interview Summary (PTO-413) Paper No(s). _____
- 5) Notice of Informal Patent Application (PTO-152)
- 6) Other: _____

DETAILED ACTION

1. The present Office Action is responsive to Applicant's amended Response filed August 25, 2003. The Examiner acknowledges the amendments to Claims 1, 2, 4, 5, 7 and 8 that correct various minor informalities. Claims 1-9 remain pending in the instant amended Application.

References Based On Prior Art

2. The following references were relied upon for the rejections hereinbelow:

Iwayama et al. (US 5,446,245)

Yamato et al. (US 6,388,201 B2)*

*Already made of record in the instant Application.

Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

4. Claims 1 and 7 are rejected under 35 U.S.C. 102(b) as being anticipated by Iwayama et al.

A) As to Claim 1, Iwayama et al. discloses, in Figs. 1, 2 and 3C: a wired circuit board comprising a first insulating layer 4, a conductive pattern 2 (i.e., pattern 2 including protruding terminal portion 2A) formed on the first insulating layer 4, a second insulating layer 1 formed on conductive pattern 2, and an opening (corresponding to

element 12 in Fig. 1 and corresponding to aperture 8 in mask 9 in Fig. 3C) formed at the same position of the conductive pattern 2, for allowing the first insulating layer 4 and the second insulating layer to open, so as to form a terminal portion 2A in which the front and back sides of the conductive pattern 2 at terminal portion 2A are exposed (col.2: 59-col.3: 4), wherein first insulating layer 4 has reinforcing portions 6 for reinforcing the conductive pattern 2 (at terminal portion 2A), formed at ends of the opening 8 in crossing areas where ends of the opening 8 and conductive pattern 2 cross each other (col.2: 37-41).

B) As to Claim 7, Iwayama et al. discloses, in Figs. 1, 2 and 3C: a wired circuit board comprising a first insulating layer 4, a conductive pattern 2 (i.e., pattern 2 including protruding terminal portion 2A) formed on the first insulating layer 4, a second insulating layer 1 formed on conductive pattern 2, and an opening (corresponding to element 12 in Fig. 1 and corresponding to aperture 8 in mask 9 in Fig. 3C) formed at the same position of the conductive pattern 2, for allowing the first insulating layer 4 and the second insulating layer to open, so as to form a terminal portion 2A in which the front and back sides of the conductive pattern 2 at terminal portion 2A are exposed (col.2: 59-col.3: 4), wherein first insulating layer 4 has projections 6 projecting from ends of the opening 8 onto terminal portions 2A of the conductive pattern 2 in the opening 8 in the crossing area where ends of the opening 8 and conductive pattern 2 cross each other (col.2: 37-41).

Claim Rejections - 35 USC § 103

5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

6. Claims 2, 3, 8 and 9 are rejected under 35 U.S.C. 103(a) as being obvious over Iwayama et al. in view of Yamato et al.

The applied reference has a common assignee with the instant application.

Based upon the earlier effective U.S. filing date of the reference, it constitutes prior art only under 35 U.S.C. 102(e). This rejection under 35 U.S.C. 103(a) might be overcome by: (1) a showing under 37 CFR 1.132 that any invention disclosed but not claimed in the reference was derived from the inventor of this application and is thus not an invention "by another"; (2) a showing of a date of invention for the claimed subject matter of the application which corresponds to subject matter disclosed but not claimed in the reference, prior to the effective U.S. filing date of the reference under 37 CFR 1.131; or (3) an oath or declaration under 37 CFR 1.130 stating that the application and reference are currently owned by the same party and that the inventor named in the application is the prior inventor under 35 U.S.C. 104, together with a terminal disclaimer in accordance with 37 CFR 1.321(c). For applications filed on or after November 29, 1999, this rejection might also be overcome by showing that the subject matter of the reference and the claimed invention were, at the time the invention was made, owned

by the same person or subject to an obligation of assignment to the same person. See MPEP § 706.02(I)(1) and § 706.02(I)(2).

A) As to Claim 2:

I. Iwayama et al. discloses, in Figs. 1, 2 and 3C: a wired circuit board comprising a first insulating layer 4, a conductive pattern 2 (i.e., pattern 2 including protruding terminal portion 2A) formed on the first insulating layer 4, a second insulating layer 1 formed on conductive pattern 2, and an opening (corresponding to element 12 in Fig. 1 and corresponding to aperture 8 in mask 9 in Fig. 3C) formed at the same position of the conductive pattern 2, for allowing the first insulating layer 4 and the second insulating layer to open, so as to form a terminal portion 2A in which the front and back sides of the conductive pattern 2 at terminal portion 2A are exposed (col.2: 59-col.3: 4), wherein first insulating layer 4 has reinforcing portions 6 for reinforcing the conductive pattern 2 (at terminal portion 2A), formed at ends of the opening 8 in crossing areas where ends of the opening 8 and conductive pattern 2 cross each other (col.2: 37-41).

II. Iwayama et al. further teaches that the wired circuit board is a thin-film polyimide circuit (col.1: 9-13; col.2: 11-27 and 31-32) but does not teach that first insulating layer 4 is formed on a metal supporting layer, wherein the metal supporting layer has an opening corresponding to the openings formed in the first and second insulating layers 4 and 1, respectively, for exposing the terminal portion 2A of conductive pattern 2.

III. Yamato et al. discloses, in Fig. 13, a thin-film (Fig. 1; col.16: 5-28) wired circuit board, structurally similar to that of Iwayama et al., but further including a metal

supporting layer 12 for providing structural support to the thin circuit, and also comprising a first insulating layer 13 (polyimide material: col.5: 21-29) formed on the metal supporting layer 12, a conductive pattern 14 (with plated layers 19), a second insulating layer 18 (polyimide material: col.10: 18-22) and an opening (comprising aperture 35 in first layer 13, aperture 33 in second layer 18 and aperture 34 in metal supporting layer 12) for exposing the terminal portion 36 of conductive pattern 14.

IV. Since both Iwayama et al. and Yamato et al. both teach thin-film polyimide wired circuit boards with exposed terminal portions and Yamato et al. further teaches a metal supporting layer for applications wherein the thin-film circuit board requires structural support (i.e., a “stiffener” for supporting the thin-film wiring board), then the use of a metal supporting layer as a stiffener for the thin-film wiring board, in applications wherein such mechanical support is required to ensure functional reliability of the thin-film circuit board, and the inclusion of an aperture in the metal supporting layer, corresponding to the apertures of the first and second insulating layers, for forming the openings that expose the terminal portions of the conductive pattern, would have been readily recognized for applications of the thin-film wired circuit board in the pertinent art of Iwayama et al.

V. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to further include a metal supporting (“stiffening”) layer with an aperture for exposing the terminal portion of the conductive pattern in order to provide mechanical support to the thin-film structure of the wiring board and thereby ensure the functional reliability of the wiring board in various applications.

B) As to Claim 3:

I. Iwayama et al. et al. is silent as to any particular application of the thin-film wiring board, as modified--with the metal supporting layer including the terminal exposing aperture--by Yamato et al. However, Yamato et al. further teaches that the thin-film wiring board--including the apertured metal supporting layer--is a suspension board with circuit 11 (Fig. 1) used, for example, for a hard disk drive (col.1: 10-17; col.4: 22-34).

II. Since Iwayama et al., as modified by Yamato et al., teaches the wiring board structure of base Claim 2, then the application of that structure as a suspension board with circuit for a hard disk drive, as taught by Yamato et al., would have been readily recognized in the pertinent art of modified Iwayama et al.

III. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to use the wiring board structure of modified Iwayama et al. as a suspension board with circuit 11 for a hard disk drive, as taught by Yamato et al., as at least one application of the thin-film wiring board of modified Iwayama et al.

C) As to Claim 8:

I. Iwayama et al. discloses, in Figs. 1, 2 and 3C: a wired circuit board comprising a first insulating layer 4, a conductive pattern 2 (i.e., pattern 2 including protruding terminal portion 2A) formed on the first insulating layer 4, a second insulating layer 1 formed on conductive pattern 2, and an opening (corresponding to element 12 in Fig. 1 and corresponding to aperture 8 in mask 9 in Fig. 3C) formed at the same position of the conductive pattern 2, for allowing the first insulating layer 4 and the second

insulating layer to open, so as to form a terminal portion 2A in which the front and back sides of the conductive pattern 2 at terminal portion 2A are exposed (col.2: 59-col.3: 4), wherein first insulating layer 4 has projections 6 projecting from ends of the opening 8 onto terminal portions 2A of the conductive pattern 2 in the opening 8 in the crossing area where ends of the opening 8 and conductive pattern 2 cross each other (col.2: 37-41).

II. Iwayama et al. further teaches that the wired circuit board is a thin-film polyimide circuit (col.1: 9-13; col.2: 11-27 and 31-32) but does not teach that first insulating layer 4 is formed on a metal supporting layer, wherein the metal supporting layer has an opening corresponding to the openings formed in the first and second insulating layers 4 and 1, respectively, for exposing the terminal portion 2A of conductive pattern 2.

III. Yamato et al. discloses, in Fig. 13, a thin-film (Fig. 1; col.16: 5-28) wired circuit board, structurally similar to that of Iwayama et al., but further including a metal supporting layer 12 for providing structural support to the thin circuit, and also comprising a first insulating layer 13 (polyimide material: col.5: 21-29) formed on the metal supporting layer 12, a conductive pattern 14 (with plated layers 19), a second insulating layer 18 (polyimide material: col.10: 18-22) and an opening (comprising aperture 35 in first layer 13, aperture 33 in second layer 18 and aperture 34 in metal supporting layer 12) for exposing the terminal portion 36 of conductive pattern 14.

IV. Since both Iwayama et al. and Yamato et al. both teach thin-film polyimide wired circuit boards with exposed terminal portions and Yamato et al. further teaches a

metal supporting layer for applications wherein the thin-film circuit board requires structural support (i.e., a “stiffener” for supporting the thin-film wiring board), then the use of a metal supporting layer as a stiffener for the thin-film wiring board, in applications wherein such mechanical support is required to ensure functional reliability of the thin-film circuit board, and the inclusion of an aperture in the metal supporting layer, corresponding to the apertures of the first and second insulating layers, for forming the openings that expose the terminal portions of the conductive pattern, would have been readily recognized for applications of the thin-film wired circuit board in the pertinent art of Iwayama et al.

V. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to further include a metal supporting (“stiffening”) layer with an aperture for exposing the terminal portion of the conductive pattern in order to provide mechanical support to the thin-film structure of the wiring board and thereby ensure the functional reliability of the wiring board in various applications.

D) As to Claim 9:

I. Iwayama et al. et al. is silent as to any particular application of the thin-film wiring board, as modified--with the metal supporting layer including the terminal exposing aperture--by Yamato et al. However, Yamato et al. further teaches that the thin-film wiring board--including the apertured metal supporting layer--is a suspension board with circuit 11 (Fig. 1) used, for example, for a hard disk drive (col.1: 10-17; col.4: 22-34).

II. Since Iwayama et al., as modified by Yamato et al., teaches the wiring board structure of base Claim 2, then the application of that structure as a suspension board with circuit for a hard disk drive, as taught by Yamato et al., would have been readily recognized in the pertinent art of modified Iwayama et al.

III. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to use the wiring board structure of modified Iwayama et al. as a suspension board with circuit for a hard disk drive, as taught by Yamato et al., as at least one application of the thin-film wiring board of modified Iwayama et al.

Allowable Subject Matter

7. Claims 4 and 5-6 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

8. The following is a statement of reasons for the indication of allowable subject matter:

As to Claims 4 and 5-6, patentability resides in the limitation wherein *the conductive pattern has widened portions formed to extend in a widthwise direction substantially orthogonal to an extending direction of the conductive pattern in crossing areas where ends of the opening and the conductive pattern cross each other*, in combination with the other limitations of independent Claims 4 and 5.

9. As allowable subject matter has been indicated, applicant's reply must either comply with all formal requirements or specifically traverse each requirement not complied with. See 37 CFR 1.111(b) and MPEP § 707.07(a).

Response to Arguments

10. Applicant's arguments (see instant Amendment, pp.15-17, filed August 25, 2003) with respect to the rejection(s) of claim(s) 1-3 and 7-9 under 35 USC § 102(e) as being anticipated by Yamato et al. (US 6,388,201 B2) have been fully considered and are persuasive. Therefore, the rejection has been withdrawn. However, upon further consideration, a new ground(s) of rejection is made in view of Iwayama et al. (Claims 1 and 7) and Iwayama et al. in view of Yamato et al. (Claims 2, 3, 8 and 9). Accordingly, the present Office Action has been made NON-FINAL.

Conclusion

11. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Ohkawa et al. (US 6,399,899 B1) discloses all of the limitations of Claims 4 and 5-6 including that *the conductive pattern has widened portions 35 formed to extend in a widthwise direction substantially orthogonal to an extending direction of the conductive pattern 14* (Figs. 16-18) but does not teach that *the widened portions 35 extend orthogonally to an extending direction of the conductive pattern 14 in crossing areas where ends of the opening 32 and the conductive pattern 14 cross each other*


Art Unit: 2827

(see Fig. 18 wherein the widened portions 35 extend orthogonally to an extending direction of the conductive pattern 14 **in the interior region of the opening 32** and **not** in the crossing areas where **ends of the opening 32 and the conductive pattern 14 cross each other**).

12. Any inquiry concerning this communication or earlier communications from the examiner should be directed to John B. Vigushin whose telephone number is 703-308-1205 (Crystal City campus) and 571-272-1936 (Carlisle campus). The examiner can normally be reached on 8:30AM-5:00PM Mo-Fri.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kamand Cuneo can be reached on 703-308-1233 (Crystal City campus) and 571-272-1957 (Carlisle campus). The fax phone number for the organization where this application or proceeding is assigned is 703-308-7382.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-308-0956.


John B. Vigushin
Primary Examiner
Art Unit 2827

jbv
November 24, 2003

Notice of References Cited	Application/Control No. 10/195,392	Applicant(s)/Patent Under Reexamination KOMATSUBARA ET AL.	
	Examiner John B. Vigushin	Art Unit 2827	Page 1 of 1

U.S. PATENT DOCUMENTS

*	Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
A	US-6,399,899 B1	06-2002	Ohkawa et al.	174/261
B	US-5,446,245	08-1995	Iwayama et al.	174/261
C	US-			
D	US-			
E	US-			
F	US-			
G	US-			
H	US-			
I	US-			
J	US-			
K	US-			
L	US-			
M	US-			

FOREIGN PATENT DOCUMENTS

*	Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
N					
O					
P					
Q					
R					
S					
T					

NON-PATENT DOCUMENTS

*	Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
U	
V	
W	
X	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

NOTICE OF DRAFTSPERSON'S PATENT DRAWING REVIEW

The drawing(s) filed (insert date) 07/16/02 are:

- A. approved by the Draftsperson under 37 CFR 1.84 or 1.152.
- B. objected to by the Draftsperson under 37 CFR 1.84 or 1.152 for the reasons indicated below. Corrected drawings are required.

<p>1. DRAWINGS. 37 CFR 1.84(a): Acceptable categories of drawings: Black ink or Color (3 sets required). Color drawings are not acceptable until petition is granted. Fig(s) _____ Pencil and non black ink not permitted. Fig(s) _____</p> <p>2. PHOTOGRAPHS. 37 CFR 1.84(b) 1 full-tone set is required. Fig(s) _____ Photographs may not be mounted. 37 CFR 1.84(e) Photographs must meet paper size requirements of 37 CFR 1.84(f). Fig(s) <u>1</u> Poor quality (half-tone). Fig(s) _____</p> <p>3. TYPE OF PAPER. 37 CFR 1.84(e) Paper not flexible, strong, white, and durable. Fig(s) _____ Erasures, alterations, overwritings, interlineations, folds, copy machine marks not accepted. Fig(s) _____</p> <p>4. SIZE OF PAPER. 37 CFR 1.84(f): Acceptable sizes: 21.0 cm by 29.7 cm (DIN size A4) or 21.6cm by 27.9cm (8 1/2x 11 inches) All drawing sheets not the same size. Sheet(s) _____ Drawings sheets not an acceptable size. Fig(s) _____</p> <p>5. MARGINS. 37 CFR 1.84(g): Acceptable margins: Top 2.5 cm Left 2.5 cm Right 1.5 cm Bottom 1.0 cm Margins not acceptable. Fig(s) <u>1-21</u> Top (T) <input checked="" type="checkbox"/> Left (L) _____ Right (R) _____ Bottom (B) _____</p> <p>6. VIEWS. 37 CFR 1.84(h) REMINDER: Specification may require revision to correspond to drawing changes, e.g., if Fig. 1 is changed to Fig. 1A, Fig 1B and Fig. 1C, etc., the specification, at the Brief Description of the Drawings, must likewise be changed. Views not labeled separately or properly. Fig(s) _____</p> <p>7. SECTIONAL VIEWS. 37 CFR 1.84(h)(3) Sectional designation should be noted with Arabic or Roman numbers. Fig(s) _____</p>	<p>8. ARRANGEMENT OF VIEWS. 37 CFR 1.84(i) Words do not appear on a horizontal, left-to-right fashion when page is either upright or turned so that the top becomes the right side, except for graphs. Fig(s) _____</p> <p>9. SCALE. 37 CFR 1.84(k) Scale not large enough to show mechanism without crowding when drawing is reduced in size to two-thirds in reproduction. Fig(s) _____</p> <p>10. CHARACTER OF LINES, NUMBERS, & LETTERS. 37 CFR 1.84(l) Lines, numbers & letters not uniformly thick and well defined, clean, durable, and black (poor line quality). Fig(s) _____</p> <p>11. SHADING. 37 CFR 1.84(m) Solid black areas pale. Fig(s) _____ Solid black shading not permitted. Fig(s) _____</p> <p>12. NUMBERS, LETTERS, & REFERENCE CHARACTERS. 37 CFR 1.84(p) Numbers and reference characters not plain and legible. Fig(s) _____ Figure legends are poor. Fig(s) _____ <input checked="" type="checkbox"/> Numbers and reference characters not oriented in the same direction as the view. 37 CFR 1.84(p)(1) Fig(s) <u>9</u> English alphabet not used. 37 CFR 1.84(p)(2) Fig(s) _____ Numbers, letters and reference characters must be at least 32 cm (1/8 inch) in height. 37 CFR 1.84(p)(3). Fig(s) _____</p> <p>13. LEAD LINES. 37 CFR 1.84(q) Lead lines missing. Fig(s) _____</p> <p>14. NUMBERING OF SHEETS OF DRAWINGS. 37 CFR 1.84(t) Sheets not numbered consecutively, and in Arabic numerals beginning with number 1. Sheet(s) _____</p> <p>15. NUMBERING OF VIEWS. 37 CFR 1.84(u) Views not numbered consecutively, and in Arabic numerals, beginning with number 1. Fig(s) _____</p> <p>16. DESIGN DRAWINGS. 37 CFR 1.152 Surface shading shown not appropriate. Fig(s) _____ Solid black surface shading is not permitted except when used to represent the color black as well as color contrast. Fig(s) _____</p>
COMMENTS:	

Reviewer LAM
If you have questions, call (703) 305-8404.

Date 11/14/03
Attachment to Paper No. 1103

Search Notes



Application No.

10/195,392

Applicant(s)

KOMATSUBARA ET AL.

Examiner

John B. Vigushin

Art Unit

2827

SEARCHED

Class	Subclass	Date	Examiner
361	749-751	6/15/2003	JBV
174	254	6/15/2003	JBV
Search	Updated	11/24/2003	JBV
174	250,	11/24/2003	JBV
	255-258,		
	261		

INTERFERENCE SEARCHED

Class	Subclass	Date	Examiner

**SEARCH NOTES
(INCLUDING SEARCH STRATEGY)**

	DATE	EXMR
EAST Text Search (see print-out)	6/15/2003	JBV
EAST Text Search (see print-out)	11/24/2003	JBV

	L #	Hits	Sear h T xt	DB
1	L1	972	(361/749,750,751).ccls.	USP AT; US-P GPU B
2	L2	754	174/254.ccls.	USP AT; US-P GPU B
3	L3	1469	1 2	USP AT; US-P GPU B
4	L4	52	3 and @pd>=20030601	USP AT; US-P GPU B
5	L5	11	4 and reinforc\$5	USP AT; US-P GPU B
6	L6	41	4 not 5	USP AT; US-P GPU B
7	L7	13	6 and (taper\$3 widen\$3 narrow\$3)	USP AT; US-P GPU B

	L #	Hit	arch Text	DBs
8	L8	100	("3436604" "3727064" "3746934" "3772776" "4103318" "4288841" "4398235" "4406508" "4437235" "4587596" "4696525" "4733461" "4821007" "4823234" "4833568" "4862249" "4884237" "4891789" "4911643" "4953060" "4956694" "4983533" "5012323" "5016138" "5034350" "5041015" "5099393" "5104820" "5138430" "5159434" "5198888" "5222014" "5241454" "5247423" "5252857" "5259770" "5262927" "5279029" "5281852" "5311401" "5313097" "5343075" "5347428" "5375041" "5377077" "5394010" "5402006" "5420751" "5438224" "5446620" "5455740" "5475920" "5477082" "5479318" "5484959" "5493476" "5499160" "5514907" "5523619" "5541812" "5543664" "5561591" "5566051" "5572065"	USP AT
9	L9	28	6 not 7	USP AT; US-P GPU B

	L #	Hits	Search Text	DB
10	L10	3320	(174/250,256,257,258,261).cccls.	USP AT; US-P GPU B
11	L11	1175	10 and (reinforc\$6 strength\$5)	USP AT; US-P GPU B
12	L12	493	11 and (aperture\$1 opening\$1)	USP AT; US-P GPU B
13	L13	162	12 and (taper\$3 widen\$3 narrow\$3)	USP AT; US-P GPU B
14	L14	331	12 not 13	USP AT; US-P GPU B
15	L15	4	("5844753" "5857257" "6184479" "6217987").PN.	USP AT
16	L16	0	6399899.URPN.	USP AT
17	L17	2	("4357750" "4631820").PN.	USP AT
18	L18	1	5446245.URPN.	USP AT
19	L19	5	("4931134" "4978830" "5065506" "5088008" "5278385").PN.	USP AT

	L #	Hit	Search T xt	DBs
20	L20	5	5444188.URPN.	USP AT
21	L21	6	("3610811" "4493952" "4883920" "5010448" "5025348" "5130768").PN.	USP AT
22	L22	4	5252781.URPN.	USP AT
23	L23	4	5252781.URPN.	USP AT
24	L24	682	11 not 12	USP AT; US-P GPU B
25	L25	372	24 and (expose\$1 exposing)	USP AT; US-P GPU B
26	L26	310	24 not 25	USP AT; US-P GPU B
27	L27	91	26 and support\$3	USP AT; US-P GPU B
28	L28	219	26 not 27	USP AT; US-P GPU B

11/23/2003, EAST Version: 1.4.1

	L #	Hit	Search Text	DBs
29	L29	486	3 and (reinforc\$6 strength\$5)	USP AT; US-P GPU B
30	L30	360	29 not (12 24)	USP AT; US-P GPU B
31	L31	983	3 not (12 24 30)	USP AT; US-P GPU B
32	L32	372	31 and (aperture\$1 opening\$1)	USP AT; US-P GPU B
33	L33	190	32 and (expose\$1 exposing)	USP AT; US-P GPU B
34	L34	182	32 not 33	USP AT; US-P GPU B
35	L35	100	34 and support\$3	USP AT; US-P GPU B

11/23/2003, EAST Version: 1.4.1

	L #	Hit	Search T xt	DB
36	L36	82	34 not 35	USP AT; US-P GPU B
37	L37	1196	174/255.ccls.	USP AT; US-P GPU B
38	L38	889	37 not (12 24 30 32)	USP AT; US-P GPU B
39	L39	321	38 and (aperture\$1 opening\$1)	USP AT; US-P GPU B
40	L40	200	38 and (reinforc\$6 strength\$5)	USP AT; US-P GPU B
41	L41	97	39 and 40	USP AT; US-P GPU B
42	L42	103	40 not 41	USP AT; US-P GPU B

	L #	Hits	S arch Text	DB
43	L43	224	39 not 40	USP AT; US-P GPU B
44	L44	224	43 not 42	USP AT; US-P GPU B
45	L45	224	43 not 41	USP AT; US-P GPU B
46	L46	118	(3 10 37) and suspension	USP AT; US-P GPU B

PATENT APPLICATION FEE DETERMINATION RECORD

Effective January 1, 2003

Application or Docket Number

10/195392

CLAIMS AS FILED - PART I

	(Column 1)	(Column 2)
TOTAL CLAIMS		
FOR	NUMBER FILED	NUMBER EXTRA
TOTAL CHARGEABLE CLAIMS	minus 20 = *	
INDEPENDENT CLAIMS	minus 3 = *	
MULTIPLE DEPENDENT CLAIM PRESENT <input type="checkbox"/>		

SMALL ENTITY TYPE OR

OTHER THAN SMALL ENTITY

RATE	FEE		RATE	FEE
BASIC FEE	\$375	OR	BASIC FEE	\$750
X\$ 9=		OR	X\$18=	
X42=		OR	X84=	
+140=		OR	+280=	
TOTAL		OR	TOTAL	

* If the difference in column 1 is less than zero, enter "0" in column 2

CLAIMS AS AMENDED - PART II

	(Column 1)	(Column 2)	(Column 3)
AMENDMENT A	CLAIMS REMAINING AFTER AMENDMENT	HIGHEST NUMBER PREVIOUSLY PAID FOR	PRESENT EXTRA
	Total *	Minus **	=
	Independent *	Minus ***	=
FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM <input type="checkbox"/>			

SMALL ENTITY OR

OTHER THAN SMALL ENTITY

RATE	ADDITIONAL FEE		RATE	ADDITIONAL FEE
X\$ 9=		OR	X\$18=	
X42=		OR	X84=	
+140=		OR	+280=	
TOTAL ADDIT FEE		OR	TOTAL ADDIT FEE	

	(Column 1)	(Column 2)	(Column 3)
AMENDMENT B	CLAIMS REMAINING AFTER AMENDMENT	HIGHEST NUMBER PREVIOUSLY PAID FOR	PRESENT EXTRA
	Total *	Minus **	=
	Independent *	Minus ***	=
FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM <input type="checkbox"/>			

RATE	ADDITIONAL FEE		RATE	ADDITIONAL FEE
X\$ 9=		OR	X\$18=	
X42=		OR	X84=	
+140=		OR	+280=	
TOTAL ADDIT FEE		OR	TOTAL ADDIT FEE	

	(Column 1)	(Column 2)	(Column 3)
AMENDMENT C	CLAIMS REMAINING AFTER AMENDMENT	HIGHEST NUMBER PREVIOUSLY PAID FOR	PRESENT EXTRA
	Total *	Minus **	=
	Independent *	Minus ***	=
FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM <input type="checkbox"/>			

RATE	ADDITIONAL FEE		RATE	ADDITIONAL FEE
X\$ 9=		OR	X\$18=	
X42=		OR	X84=	
+140=		OR	+280=	
TOTAL ADDIT FEE		OR	TOTAL ADDIT FEE	

* If the entry in column 1 is less than the entry in column 2, write "0" in column 3.
 ** If the "Highest Number Previously Paid For" IN THIS SPACE is less than 20, enter "20."
 *** If the "Highest Number Previously Paid For" IN THIS SPACE is less than 3, enter "3."

The "Highest Number Previously Paid For" (Total or Independent) is the highest number found in the appropriate box in column 1.



Please type a plus sign (+) inside this box →

Approved for use through 05/31/2003. OMB 0651-0031

U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

TRANSMITTAL FORM <i>(to be used for all correspondence after initial filing)</i>	Application Number	10/195,392	
	Filing Date	July 16, 2002	
	First Named Inventor	Makoto Komatsubara	
	Group Art Unit	2841	
	Examiner Name	John B. Vigushin	
Total Number of Pages in This Submission	18	Attorney Docket Number	30015280.0001

ENCLOSURES <i>(check all that apply)</i>		
<input type="checkbox"/> Fee Transmittal Form <input type="checkbox"/> Fee Attached <input checked="" type="checkbox"/> Amendment / Response <input type="checkbox"/> After Final <input type="checkbox"/> Affidavits/declaration(s) <input type="checkbox"/> Extension of Time Request <input type="checkbox"/> Express Abandonment Request <input type="checkbox"/> Information Disclosure Statement <input type="checkbox"/> Certified Copy of Priority Document <input type="checkbox"/> Response to Missing Parts/ Incomplete Application <input type="checkbox"/> Response to Missing Parts under 37 CFR 1.52 or 1.53	<input type="checkbox"/> Assignment Papers <i>(for an Application)</i> <input type="checkbox"/> Drawing(s) <input type="checkbox"/> Licensing-related Papers <input type="checkbox"/> Petition <input type="checkbox"/> Petition to Convert to a Provisional Application <input type="checkbox"/> Power of Attorney, Revocation Change of Correspondence Address <input type="checkbox"/> Terminal Disclaimer <input type="checkbox"/> Request for Refund <input type="checkbox"/> CD, Number of CD(s) _____	<input type="checkbox"/> After Allowance Communication to Group <input type="checkbox"/> Appeal Communication to Board of Appeals and Interferences <input type="checkbox"/> Appeal Communication to Group <i>(Appeal Notice, Brief, Reply Brief)</i> <input type="checkbox"/> Proprietary Information <input type="checkbox"/> Status Letter <input type="checkbox"/> Other Enclosure(s) <i>(please identify below):</i>
Remarks		

RECEIVED
AUG 26 2003
TECHNOLOGY CENTER 2800

SIGNATURE OF APPLICANT, ATTORNEY, OR AGENT	
Firm or Individual name	Jean C. Edwards
Signature	<i>Jean C. Edwards</i>
Date	August 25, 2003

CERTIFICATE OF MAILING		
I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Assistant Commissioner for Patents, Washington, D.C. 20231 on this date: <input style="width: 100px;" type="text"/>		
Typed or printed name		
Signature		Date

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be send to the Chief Information Officer, U.S. Patent and Trademark Office, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.



Attorney Docket No.: 30015280.0001
Customer No.: 26263

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of:

Makoto KOMATSUBARA, et al.

Group Art Unit: 2841

U.S. Application No.: 10/195,392

Examiner: John B. Vigushin

Confirmation No.: 2813

Filed: July 16, 2002

For: WIRED CIRCUIT BOARD

AMENDMENT UNDER 37 C.F.R. § 1.111

MAIL STOP NON-FEE AMENDMENT

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Sir:

INTRODUCTORY REMARKS

In response to the Non-Final Office Action dated June 18, 2003, Paper No. 0603, please amend the above-identified application as follows:

RECEIVED
AUG 26 2003
TECHNOLOGY CENTER 2800

AMENDMENTS TO THE SPECIFICATION:

Page 1, the second paragraph was amended as follows:

The wired circuit boards used for electronic/electric ~~equipments~~ equipment are usually provided with terminal portions to connect with external connecting terminals.

Page 1, the third paragraph was amended as follows:

In recent years, the so-called "flying lead" in which the terminal portions are formed on both sides of the conductive pattern, rather than in only either side thereof, is ~~being~~ in widespread use in order to meet the demand for electronic/electric equipment to have increasingly higher density and reduced size. It is known, for example, in a suspension board with circuit used for a hard disk drive that the terminals are provided in the form of flying lead.

Page 2, the second full paragraph was amended as follows:

In this terminal portion formed as the flying lead, since the both sides of the conductive pattern are exposed, the supersonic vibration is easily transmitted to the terminals. This is suitable for the bonding using the supersonic vibration; on the other hand, this provides the disadvantage that the conductive pattern exposed at both sides thereof is weak in physical strength and is subject to stress concentration at edge portions of the openings in the base layer and cover layer, to cause easy disconnection of the conductive pattern ~~with ease~~.

Beginning at page 2, replace the "SUMMARY OF THE INVENTION" section, continuing to page 7, with the following new "SUMMARY OF THE INVENTION" section:

It is the object of the invention to provide a new wired circuit board having a terminal portion formed as a flying lead in which both sides of a conductive pattern are exposed that can provide enhanced

strength of the conductive pattern by simple construction to effectively prevent the occurrence of disconnection of the conductive pattern.

The present invention provides a wired circuit board comprising a first insulating layer, a conductive pattern formed on the first insulating layer, a second insulating layer formed on the conductive pattern, and an opening, formed at the same position of the conductive pattern, for allowing the first insulating layer and the second insulating layer to open, so as to form a terminal portion in which front and back sides of the conductive pattern are exposed, wherein at least any one of the first insulating layer, the second insulating layer and the conductive pattern has reinforcing portions for reinforcing the conductive pattern formed at ends of the opening in crossing areas where ends of the opening and the conductive pattern ~~are crossed~~ cross each other.

Also, the present invention provides a wired circuit board comprising a metal supporting layer, a first insulating layer formed on the metal supporting layer, a conductive pattern formed on the first insulating layer, a second insulating layer formed on the conductive pattern, and an opening, formed at the same position of the conductive pattern, for allowing the metal supporting layer and the first insulating layer, and the second insulating layer to open, so as to form a terminal portion in which front and back sides of the conductive pattern are exposed, wherein at least any one of the first insulating layer, the second insulating layer and the conductive pattern has reinforcing portions for reinforcing the conductive pattern formed at ends of the opening in crossing areas where ends of the opening and the conductive pattern ~~are crossed~~ cross each other.

In the wired circuit boards mentioned above, since at least any one of the first insulating layer, the second insulating layer and the conductive pattern has the reinforcing portions for reinforcing the conductive pattern formed at the ends of the opening in the crossing areas where the ends of the opening and the conductive pattern ~~are crossed~~ cross each other, the physical strength of the conductive pattern at the ends of the opening can be reinforced. This can produce the effect that for example, when the

conductive pattern, both sides of which are exposed, is subject to stress concentration at the end portions of the opening in the process of bonding the terminal portion and the external connecting terminal by applying supersonic vibration of a bonding tool, the disconnection of the conductive pattern can be effectively prevented, thus providing improved bonding reliability.

In addition, the present invention provides a wired circuit board comprising a first insulating layer, a conductive pattern formed on the first insulating layer, a second insulating layer formed on the conductive pattern, and an opening, formed at the same position of the conductive pattern, for allowing the first insulating layer and the second insulating layer to open, so as to form a terminal portion in which front and back sides of the conductive pattern are exposed, wherein the conductive pattern has widened portions formed to extend in a widthwise direction substantially orthogonal to an extending direction of the conductive pattern in crossing areas where ends of the opening and the conductive pattern ~~are crossed~~ cross each other.

Also, the present invention provides a wired circuit board comprising a metal supporting layer, a first insulating layer formed on the metal supporting layer, a conductive pattern formed on the first insulating layer, a second insulating layer formed on the conductive pattern, and an opening, formed at the same position of the conductive pattern, for allowing the metal supporting layer and the first insulating layer, and the second insulating layer to open, so as to form a terminal portion in which front and back sides of the conductive pattern are exposed, wherein the conductive pattern has widened portions formed to extend in a widthwise direction substantially orthogonal to an extending direction of the conductive pattern in crossing areas where ends of the opening and the conductive pattern ~~are crossed~~ cross each other.

In the wired circuit boards mentioned above, since the conductive pattern has widened portions formed to extend in a widthwise direction substantially orthogonal to the extending direction of the conductive pattern in the crossing areas where the ends of the opening and the conductive pattern ~~are~~

~~erossed~~ cross each other, the physical strength of the conductive pattern at the ends of the opening can be reinforced. This can produce the effect that for example when the conductive pattern both sides of which are exposed is subject to stress concentration at the end portions of the opening in the process of bonding the terminal portion and the external connecting terminal by applying supersonic vibration of the bonding tool, the disconnection of the conductive pattern can be effectively prevented, thus providing improved bonding reliability.

Further, the present invention provides a wired circuit board comprising a first insulating layer, a conductive pattern formed on the first insulating layer, a second insulating layer formed on the conductive pattern, and an opening, formed at the same position of the conductive pattern, for allowing the first insulating layer and the second insulating layer to open, so as to form a terminal portion in which front and back sides of the conductive pattern are exposed, wherein the first insulating layer and/or the second insulating layer have projections projecting from ends of the opening onto the conductive pattern in the opening in the crossing areas where the ends of the opening and the conductive pattern ~~are crossed~~ cross each other.

Also, the present invention provides a wired circuit board comprising a metal supporting layer, a first insulating layer formed on the metal supporting layer, a conductive pattern formed on the first insulating layer, a second insulating layer formed on the conductive pattern, and an opening, formed at the same position of the conductive pattern, for allowing the metal supporting layer and the first insulating layer, and the second insulating layer to open, so as to form a terminal portion in which front and back sides of the conductive pattern are exposed, wherein the first insulating layer and/or the second insulating layer have projections projecting from ends of the opening onto the conductive pattern in the opening in the crossing areas where the ends of the opening and the conductive pattern ~~are crossed~~ cross each other.

In the wired circuit boards mentioned above, since the first insulating layer and/or the second insulating layer have projections projecting from the ends of the opening onto the conductive pattern in the opening in the crossing areas where the ends of the opening and the conductive pattern ~~are crossed~~ cross each other, the physical strength of the conductive pattern at the ends of the opening can be reinforced. This can produce the effect that for example when the conductive pattern both sides of which are exposed is subject to stress concentration at the end portions of the opening in the process of bonding the terminal portion and the external connecting terminal by applying supersonic vibration of the bonding tool, the disconnection of the conductive pattern can be effectively prevented, thus providing improved bonding reliability.

The wired circuit board of the present invention can provide high bonding reliability so that the wired circuit board can be used as the suspension board with circuit, even when formed as the flying lead in which both sides of the conductive pattern are exposed.

Page 16, the first full paragraph was amended as follows:

The wired circuit board 11 has the terminal portion 16 in the form of the flying lead. In the terminal portion 16, widened portions 22 as reinforcing portions which extend in a widthwise direction substantially orthogonal to an extending direction of the conductive pattern 13 are provided in the conductive pattern 13 in crossing areas 21 where the ends of the cover-side opening 17/the base-side opening 18 and the conductive patterns 13 ~~are crossed~~ cross each other, as shown in FIG. 1(b).

Page 18, the first full paragraph was amended as follows:

In this formation of the wired circuit board 11, since the widened portions 22 widened in the widthwise direction of the conductive pattern 13 are formed in the conductive pattern 13 in the crossing areas 21 where the ends of the cover-side opening 17/the base-side opening 18 and the conductive pattern

13 are crossed each other, the physical strength of the conductive pattern 13 at the ends of the cover-side opening 17 and at the ends of the base-side opening 18 can be reinforced. This can produce the effect that for example when the conductive pattern 13 ~~are~~ is subject to stress concentration at exposed portions thereof at ends of the cover-side opening 17 and base-side opening 18 in the process of bonding the terminal portions 16 and the external connecting terminals by applying supersonic vibration of a bonding tool, the disconnection of the conductive pattern 13 can be effectively prevented, thus providing improved connection reliability.

Page 23, the first full paragraph was amended as follows:

In FIG. 9, the suspension board with circuit 31 has a base layer 33, as a first insulating layer of insulating material, which is formed on a supporting board 32 extending longitudinally as a metal supporting layer. A conductive pattern 34 is formed on the base layer 33 in the form of a specified wired circuit pattern, and a cover layer 35 (~~not shown~~ see Fig. 10) is formed on the conductive pattern 34 as a second insulating layer of insulating material. The conductive pattern 34 is provided in the form of the plurality of lines of wire 34a, 34b, 34c and 34d arrayed in parallel with spaced at a predetermined interval.

Page 55, the third full paragraph was amended as follows:

Sequentially, the conductive pattern 34 is covered with the cover layer 35 of insulating material, as shown in FIG. 10(f)-(i). The same insulating material as the insulating material of the base layer ~~35~~ 33 is used for forming the cover layer 35. Preferably, photosensitive polyimide resin is used therefor.

Page 31, the first full paragraph was amended as follows:

As shown in FIG. 11, in the external-side connecting terminals 38 of the suspension board with circuit 31, widened portions 49 as reinforcing portions extending in a widthwise direction substantially orthogonal to an extending direction of the conductive pattern 34 are provided in the conductive pattern 34 in the crossing areas 48 where the ends of the cover-side opening 42/the base-side opening 44 and the conductive patterns 34 ~~are crossed~~ cross each other, as is the case with the wired circuit board 11.

Page 35, the second full paragraph, continuing to page 36, was amended as follows:

In this formation of the suspension board with circuit 31, since the cover-side projections 50 and the base-side projections 51 are formed at the cover layer 35 and the base layer 33 in the crossing areas 48 where the ends of the cover-side opening 42/base-side opening 44 and the conductive patterns 43 ~~are crossed~~ cross each other, so as to project from the ends of the cover-side opening 42/the base-side opening 44 onto the conductive pattern 34 in the cover-side opening 42 and the base-side opening 44, respectively, the physical strength of the conductive pattern 34 at the ends of the cover-side opening 42 and at the ends of the base-side opening 44 can be reinforced. This can produce the effect that for example when the conductive pattern 34 ~~are~~ is subject to stress concentration at exposed portions thereof at ends of the cover-side opening 42 and base-side opening 44 in the process of bonding the external-side connecting terminals 38 and the read/write terminals 54 by applying supersonic vibration of the bonding tool, the disconnection of the conductive pattern 34 can be effectively prevented, thus providing improved connection reliability.

Page 36, the third full paragraph, continuing to page 37, was amended as follows:

In this suspension board with circuit 31, the external-side connecting terminals 38 may be formed in such a manner that the conductive pattern 34 is depressed toward the supporting board 32 with respect to the remaining portions of the conductive pattern 34 at its portions corresponding to the external-side

connecting terminals 38 and also the base-side opening 44 and the supporting-board-side opening 43 are made larger than the areas in which the metal plated layers 45 are formed, as shown in FIG. 15(a). In the external-side connecting terminals 38 thus formed, the widened portion 49 may be formed in the conductive pattern 34 in the crossing areas 48 where the ends of the cover-side opening 42/base-side opening 44 and the conductive pattern 34 ~~are crossed~~ cross each other, as shown in FIG. 12(b).

Page 44, the second full paragraph was amended as follows:

This suspension board with circuit 31 may be formed so that the external-side connecting terminals 38 presented in the form of the flying lead can have cover-side projections 50 formed as the reinforcing portions and base-side projections 51 formed as the reinforcing portions, as shown in FIG. 18. Specifically, the cover-side projections 50 are formed to project from the ends of the cover-side opening 42 onto the conductive pattern 34 in the cover-side opening 42 in the cover layer 35 in the crossing area 48 where the ends of the cover-side opening 42/the base-side opening 44 and the conductive patterns 34 ~~are crossed~~ cross each other. The base-side projections 51 are formed to project from the ends of the base-side opening 44 onto the conductive pattern 34 in the base-side opening 44 in the base layer 33 in the crossing areas 48.

Page 53, the third full paragraph was amended as follows:

The suspension board with circuit having the external-side connecting terminals produced in the form of the flying lead of the conductive pattern whose lines of wire were covered with the base-side projections at their exposed ends was produced (FIG. 20) in the same operation as in Example 1, except that instead of forming the widened portions in the lines of wire of the conductive pattern, the base-side projections of generally triangle as viewed from the top having the basal width of 110 μ m and the projection length of 200 μ m were formed in the base layer in the crossing areas (two areas per each line of

wire) where the ends of the base-side opening and the lines of wire ~~are crossed~~ cross each other, so as to project from the ends of the base-side opening onto the conductive pattern in the base-side opening in the process of opening the base layer to form the base-side openings (Cf. FIG. 16(k)).

AMENDMENTS TO THE CLAIMS:

1. (Currently amended) A wired circuit board comprising a first insulating layer, a conductive pattern formed on the first insulating layer, a second insulating layer formed on the conductive pattern, and an opening, formed at the same position of the conductive pattern, for allowing the first insulating layer and the second insulating layer to open, so as to form a terminal portion in which front and back sides of the conductive pattern are exposed,

wherein at least any one of the first insulating layer, the second insulating layer and the conductive pattern has reinforcing portions for reinforcing the conductive pattern formed at ends of the opening in crossing areas where ends of the opening and the conductive pattern ~~are crossed~~ cross each other.

2. (Currently amended) A wired circuit board comprising a metal supporting layer, a first insulating layer formed on the metal supporting layer, a conductive pattern formed on the first insulating layer, a second insulating layer formed on the conductive pattern, and an opening, formed at the same position of the conductive pattern, for allowing the metal supporting layer and the first insulating layer, and the second insulating layer to open, so as to form a terminal portion in which front and back sides of the conductive pattern are exposed,

wherein at least any one of the first insulating layer, the second insulating layer and the conductive pattern has reinforcing portions for reinforcing the conductive pattern formed at ends of the opening in crossing areas where ends of the opening and the conductive pattern ~~are crossed~~ cross each other.

3. (Original) The wired circuit board according to Claim 2, wherein the wired circuit board is a suspension board with circuit.

4. (Currently amended) A wired circuit board comprising a first insulating layer, a conductive pattern formed on the first insulating layer, a second insulating layer formed on the conductive pattern, and an opening, formed at the same position of the conductive pattern, for allowing the first insulating layer and the second insulating layer to open, so as to form a terminal portion in which front and back sides of the conductive pattern are exposed,

wherein the conductive pattern has widened portions formed to extend in a widthwise direction substantially orthogonal to an extending direction of the conductive pattern in crossing areas where ends of the opening and the conductive pattern ~~are crossed~~ cross each other.

5. (Currently amended) A wired circuit board comprising a metal supporting layer, a first insulating layer formed on the metal supporting layer, a conductive pattern formed on the first insulating layer, a second insulating layer formed on the conductive pattern, and an opening, formed at the same position of the conductive pattern, for allowing the metal supporting layer and the first insulating layer, and the second insulating layer to open, so as to form a terminal portion in which front and back sides of the conductive pattern are exposed,

wherein the conductive pattern has widened portions formed to extend in a widthwise direction substantially orthogonal to an extending direction of the conductive pattern in crossing areas where ends of the opening and the conductive pattern ~~are crossed~~ cross each other.

6. (Original) The wired circuit board according to Claim 5, wherein the wired circuit board is a suspension board with circuit.

7. (Currently amended) A wired circuit board comprising a first insulating layer, a conductive pattern formed on the first insulating layer, a second insulating layer formed on the conductive pattern, and an opening, formed at the same position of the conductive pattern, for allowing the first insulating

layer and the second insulating layer to open, so as to form a terminal portion in which front and back sides of the conductive pattern are exposed,

wherein at least one of the first insulating layer ~~and/or~~ and the second insulating layer have projections projecting from ends of the opening onto the conductive pattern in the opening in the crossing area where the ends of the opening and the conductive pattern ~~are crossed~~ cross each other.

8. (Currently amended) A wired circuit board comprising a metal supporting layer, a first insulating layer formed on the metal supporting layer, a conductive pattern formed on the first insulating layer, a second insulating layer formed on the conductive pattern, and an opening, formed at the same position of the conductive pattern, for allowing the metal supporting layer and the first insulating layer, and the second insulating layer to open, so as to form a terminal portion in which front and back sides of the conductive pattern are exposed,

wherein at least one of the first insulating layer ~~and/or~~ and the second insulating layer have projections projecting from ends of the opening onto the conductive pattern in the opening in the crossing areas where the ends of the opening and the conductive pattern ~~are crossed~~ cross each other.

9. (Original) The wired circuit board according to Claim 8, wherein the wired circuit board is a suspension board with circuit.

AMENDMENTS TO THE ABSTRACT OF THE DISCLOSURE:

A wired circuit board having a terminal portion formed as a flying lead that can provide enhanced strength of the conductive pattern, both sides of which are exposed, by simple construction to effectively prevent disconnection of the conductive pattern. The wired circuit board having the terminal portion formed as the flying lead in which the both sides of the conductive pattern are exposed includes, in crossing areas where ends of a cover-side opening and ends of a base-side opening and the conductive pattern ~~are crossed~~ cross each other, (i) the widened portions formed in the conductive pattern or (ii) cover-side projections and base-side projections formed in the cover layer and the base layer, respectively.

REMARKS

Claims 1-9 are presently pending in the application. Reconsideration and allowance of all claims are respectfully requested in view of the following remarks.

The Examiner has objected to Claims 1-9 due to informalities. The claims have been amended to obviate any informalities noted by the Examiner.

The Examiner has rejected Claims 1-3 and 7-9 under 35 U.S.C. §102(e) as being anticipated by Yamato et al. (USP 6,388,201 B2).

However, the Examiner has stated that Claims 4, 5 and 6 would be allowable if rewritten or amended to overcome the informalities set forth in the Office Action. Since Claims 4-6 have been amended to overcome any informalities noted by the Examiner, Claims 4-6 should stand allowed.

With respect to Claims 1-3 and 7-9, for the following reasons, the prior art rejection is respectfully traversed.

The Applicants respectfully submit that Yamato et al. do not teach or suggest a wired circuit board wherein at least any one of the first insulating layer, the second insulating layer and the conductive pattern has reinforcing portions for reinforcing the conductive pattern formed at ends of the opening in crossing areas where ends of the opening and the conductive pattern cross each other, as recited in Claims 1 and 2.

Rather, Yamato et al. are completely silent with respect to this feature, and the Examiner is “reading into” the reference to assert there are such “reinforcing portions”. In particular, there is no mention in the specification, or top view of the board 12, which would show such “reinforcing portions”. Further, the portions the Examiner refer to in Yamato et al. as the “reinforcing portions”, designated by “a” in Fig. 2, are portions of the base layer 13 that remain after opening 35 is etched (see col. 11, lines 17-30). Thus, the portion of base layer 13 designated as “a” is not a “reinforcing portion”, but rather a remainder portion after etching, and would not reinforce the conductive layer 14. Thus, the Examiner is incorrect that “reinforcing portions” are inherent in the Yamato et al. reference.

However, in the present invention, as shown in Fig. 1, widened portions 22 are the reinforcing portions which reinforce the conductive pattern 13 at the area where the opening and conductive patterns cross each other. On the other hand, the “a” shown in Fig. 2 of the cited reference does not have any structure which may reinforce the specific portion such as the above-mentioned crossed portion, because “a” of Fig. 2 of Yamato et al. has the same structure (shape) when viewed from the thickness direction of the paper (i.e., when viewed from the direction perpendicular to the sectional view of Fig. 2).

Accordingly, Claims 1 and 2 are not anticipated by Yamato et al., and the rejection of Claims 1 and 2 under 35 U.S.C. §102(e) should be withdrawn.

Further, since Claim 3 depends from Claim 2, it is also patentably distinguishable over Yamato et al. for the reasons cited above with respect to Claim 2.

With respect to Claims 7 and 8, the Applicants respectfully submit that Yamato et al. do not teach or suggest a wired circuit board wherein at least one of the first insulating layer and the second insulating layer have projections projecting from ends of the opening onto the conductive pattern in the opening in the crossing area where the ends of the opening and the conductive pattern cross each other.

Rather, Yamato et al. are completely silent with respect to this feature, and similarly with the reinforcing portions above, the Examiner is “reading into” the reference to assert there are such “projecting portions”. In particular, there is no mention in the specification, or top view of the board 12, which would show such “projecting portions”. Thus, the Examiner can not assert that it is inherent that “projecting portions” are present, since only side views are shown of the base layer 13 and the crossing area at the opening 35 where the base layer 13 and the conductive layer 14 cross one another, and it is not apparent that projecting portions project across the opening 35 onto the conductive layer 14.

Rather, as stated above, rather than projecting portions 25 being formed across the conductive layer 14 as in the present invention, Yamato et al. disclose forming base layer 13 such that a portion was etched away to form opening 35 (see Fig. 6(c)). However, the portion of base layer 13 designated as “a” is not a “projecting portion”, but rather a remainder portion after etching. Thus, the Examiner is incorrect that “projecting portions” are inherent in the Yamato et al. reference.

Accordingly, Claims 7 and 8 are not anticipated by Yamato et al., and the rejection of Claims 7 and 8 under 35 U.S.C. §102(e) should be withdrawn.

Further, since Claim 9 depends from Claim 8, it is also patentably distinguishable over Yamato et al. for the reasons cited above with respect to Claim 8.

If the Examiner believes that there is any issue which could be resolved by a telephone or personal interview, the Examiner is respectfully requested to contact the undersigned attorney at the telephone number listed below.

Applicants hereby petition for any extension of time which may be required to maintain the pendency of this case, and any required fee for such an extension is to be charged to Deposit Account No. 19-3140.

Respectfully submitted,



Jean C. Edwards
Registration No. 41,728

Sonnenschein Nath & Rosenthal LLP
P.O. Box 061080
Wacker Drive Station
Chicago, Illinois 60606-1080
Telephone: 312/876-2891
Facsimile: 312/876-7457
Date: August 25, 2003
143297157v1



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/195,392	07/16/2002	Makoto Komatsubara	30015280.0001	2813

30412 7590 06/18/2003
SONNENSCHN NATH & ROSENTHAL
P.O. BOX 061080
WACKER DRIVE STATION,
SEARS TOWER
CHICAGO, IL 60606-1080

EXAMINER

VIGUSHIN, JOHN B

ART UNIT PAPER NUMBER

2827

DATE MAILED: 06/18/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

10/195,392

Applicant(s)

KOMATSUBARA ET AL.

Examiner

John B. Vigushin

Art Unit

2827

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) Responsive to communication(s) filed on 16 July 2002.
- 2a) This action is FINAL. 2b) This action is non-final.
- 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) Claim(s) 1-9 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) Claim(s) _____ is/are allowed.
- 6) Claim(s) 1-3 and 7-9 is/are rejected.
- 7) Claim(s) 4-6 is/are objected to.
- 8) Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) The specification is objected to by the Examiner.
- 10) The drawing(s) filed on _____ is/are: a) accepted or b) objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- 11) The proposed drawing correction filed on _____ is: a) approved b) disapproved by the Examiner.
If approved, corrected drawings are required in reply to this Office action.
- 12) The oath or declaration is objected to by the Examiner.

Priority under 35 U.S.C. §§ 119 and 120

- 13) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) All b) Some * c) None of:
1. Certified copies of the priority documents have been received.
2. Certified copies of the priority documents have been received in Application No. _____.
3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.
- 14) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).
- a) The translation of the foreign language provisional application has been received.
- 15) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.

Attachment(s)

- 1) Notice of References Cited (PTO-892)
- 2) Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) Information Disclosure Statement(s) (PTO-1449) Paper No(s) _____
- 4) Interview Summary (PTO-413) Paper No(s). _____
- 5) Notice of Informal Patent Application (PTO-152)
- 6) Other:

DETAILED ACTION

Claim Objections

1. Claims 1-9 are objected to because of the following informalities:

As to Claims 1 and 2, the last two lines: "are crossed" should be changed to
--cross--.

As to Claims 4, 5, 7 and 8, the last line: "are crossed" should be changed to
--cross--.

Claims 3, 6 and 9 depend from rejected base claims and therefore inherit the defects in those base claims.

Appropriate correction is required.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

3. Claims 1-3 and 7-9 are rejected under 35 U.S.C. 102(e) as being anticipated by Yamato et al. (US 6,388,201 B2).

The applied reference has a common assignee with the instant application.

Based upon the earlier effective U.S. filing date of the reference, it constitutes prior art

under 35 U.S.C. 102(e). This rejection under 35 U.S.C. 102(e) might be overcome either by a showing under 37 CFR 1.132 that any invention disclosed but not claimed in the reference was derived from the inventor of this application and is thus not the invention "by another," or by an appropriate showing under 37 CFR 1.131.

As to Claim 1, Yamato et al. discloses, in Figs. 2 and 6e: a first insulating layer 13; a conductive pattern 14 on first insulating layer 13; a second insulating layer 18 formed on conductive pattern 14; an opening 34/35 (i.e., comprising openings 34 and 35) and an opening 33 formed at the same position of conductive pattern 14, for allowing first and second insulating layers 13 and 33, respectively, to open, so as to form a terminal portion in which front and back sides of conductive pattern 14 are exposed (Figs. 2 and 6e); first insulating layer 13 has reinforcing portions (i.e., the portions of layer 13 that have length a and abut the sides of the region of pattern 14 having plating 19; Figs. 2 and 6e) for inherently reinforcing conductive pattern 14 at ends of the opening 34/35 in crossing areas where ends of opening 34/35 and conductive pattern 14 cross each other.

As to Claim 2, Yamato et al. discloses, in Figs. 2 and 6e: a metal supporting layer 12; a first insulating layer 13 formed on metal supporting layer 12; a conductive pattern 14 on first insulating layer 13; a second insulating layer 18 formed on conductive pattern 14; an opening 34/35 (i.e., comprising openings 34 and 35) and an opening 33 formed at the same position of conductive pattern 14, for allowing metal supporting layer 12 and first and second insulating layers 13 and 33 to open, so as to form a terminal portion in which front and back sides of conductive pattern 14 are exposed (Figs. 2 and 6e); first

insulating layer 13 has reinforcing portions (i.e., the portions of layer 13 have length a and abut the sides of the region of pattern 14 having plating 19; Figs. 2 and 6e) for inherently reinforcing conductive pattern 14 at ends of the opening 34/35 in crossing areas where ends of opening 34/35 and conductive pattern 14 cross each other.

As to Claim 3, the wired circuit board is a suspension board 12 with circuit (Figs. 1 and 2; col.4: 35-40).

As to Claim 7, Yamato et al. discloses, in Figs. 2 and 6e: a first insulating layer 13; a conductive pattern 14 on first insulating layer 13; a second insulating layer 18 formed on conductive pattern 14; an opening 34/35 (i.e., comprising openings 34 and 35) and an opening 33 formed at the same position of conductive pattern 14, for allowing first and second insulating layers 13 and 33, respectively, to open, so as to form a terminal portion in which front and back sides of conductive pattern 14 are exposed (Figs. 2 and 6e); first insulating layer 13 has projections (i.e., the portions of layer 13 having length a ; Fig. 2) projecting from ends of opening 34/35 onto the conductive pattern 14 in the opening 34/35 in the crossing areas where the ends of opening 34/35 and conductive pattern 14 cross each other (Fig. 2).

As to Claim 8, Yamato et al. discloses, in Figs. 2 and 6e: a metal supporting layer 12; a first insulating layer 13 formed on metal supporting layer 12; a conductive pattern 14 on first insulating layer 13; a second insulating layer 18 formed on conductive pattern 14; an opening 34/35 (i.e., comprising openings 34 and 35) and an opening 33 formed at the same position of conductive pattern 14, for allowing metal supporting layer 12 and first and second insulating layers 13 and 33 to open, so as to form a terminal portion in

which front and back sides of conductive pattern 14 are exposed (Figs. 2 and 6e); first insulating layer 13 has projections (i.e., the portions of layer 13 having length a; Fig. 2) projecting from ends of opening 34/35 onto the conductive pattern 14 in the opening 34/35 in the crossing areas where the ends of opening 34/35 and conductive pattern 14 cross each other (Fig. 2).

As to Claim 9, the wired circuit board is a suspension board 12 with circuit (Figs. 1 and 2; col.4: 35-40).

Allowable Subject Matter

4. Claims 4 and 5-6 would be allowable if rewritten or amended to overcome the objection(s) set forth, above, in section 1 of this Office action.
5. The following is a statement of reasons for the indication of allowable subject matter:

As to Claims 4 and 5-6, patentability resides in the limitation wherein *the conductive pattern has widened portions formed to extend in a widthwise direction substantially orthogonal to an extending direction of the conductive pattern in crossing areas where ends of the opening and the conductive pattern cross each other*, in combination with the other limitations of independent Claims 4 and 5.

6. As allowable subject matter has been indicated, applicant's reply must either comply with all formal requirements or specifically traverse each requirement not complied with. See 37 CFR 1.111(b) and MPEP § 707.07(a).

Conclusion


7. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Kilby et al. (US 3,711,626) discloses a wiring board with openings 77 that expose conductive pattern 79 (Fig. 14).

8. Any inquiry concerning this communication or earlier communications from the examiner should be directed to John B. Vigushin whose telephone number is 703-308-1205. The examiner can normally be reached on 8:30AM-5:00PM Mo-Fri.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, David L. Talbott can be reached on 703-305-9883. The fax phone numbers for the organization where this application or proceeding is assigned are 703-308-7382 for regular communications and 703-308-7382 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-308-0956.


John B. Vigushin
Examiner
Art Unit 2827

jbv
June 15, 2003

Notice of References Cited	Application/Control No. 10/195,392	Applicant(s)/Patent Under Reexamination KOMATSUBARA ET AL.	
	Examiner John B. Vigushin	Art Unit 2827	Page 1 of 1

U.S. PATENT DOCUMENTS

*	Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
A	US-6,388,201 B2	05-2002	Yamato et al.	174/255
B	US-3,711,626	01-1973	Kilby et al.	174/251
C	US-			
D	US-			
E	US-			
F	US-			
G	US-			
H	US-			
I	US-			
J	US-			
K	US-			
L	US-			
M	US-			

FOREIGN PATENT DOCUMENTS

*	Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
N					
O					
P					
Q					
R					
S					
T					

NON-PATENT DOCUMENTS

*	Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
U	
V	
W	
X	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

Search Notes



Application No.

10/195,392

Examiner

John B. Vigushin

Applicant(s)

KOMATSUBARA ET AL.

Art Unit

2827

SEARCHED

Class	Subclass	Date	Examiner
361	749-751	6/15/2003	JBV
174	254	6/15/2003	JBV

INTERFERENCE SEARCHED

Class	Subclass	Date	Examiner

**SEARCH NOTES
(INCLUDING SEARCH STRATEGY)**

	DATE	EXMR
East Text Search (see print-out)	6/15/2003	JBV

	L #	Hits	Search Text	DBs
1	L1	942	(361/749,750,751).ccls.	USP AT; US-P GPU B
2	L2	730	174/254.ccls.	USP AT; US-P GPU B
3	L3	1420	1 2	USP AT; US-P GPU B
4	L4	232	3 and reinforc\$5	USP AT; US-P GPU B
5	L5	76	3 and (widen\$3 taper\$3)	USP AT; US-P GPU B
6	L6	53	5 not 4	USP AT; US-P GPU B
7	L7	486	3 and width	USP AT; US-P GPU B

	L #	Hits	Search Text	DBs
8	L8	343	7 not (4 6)	USP AT; US-P GPU B
9	L9	695	3 and (opening\$1 aperture\$1 via\$1hole\$1 vias)	USP AT; US-P GPU B
10	L10	322	9 not (4 6 8)	USP AT; US-P GPU B



A[^] 10-16-02 Receipt #2

Please type a plus sign (+) inside this box →

PTO/SB/21 (08-00)


Approved for use through 10/31/2002. OMB 0651-0031

U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

TRANSMITTAL FORM <i>(to be used for all correspondence after initial filing)</i>	Application Number	10/195,392	
	Filing Date	July 16, 2002	
	First Named Inventor	Makoto Komatsubara	
	Group Art Unit	2841	
	Examiner Name	Not yet assigned	
Total Number of Pages in This Submission	3	Attorney Docket Number	30015280.0001

ENCLOSURES (check all that apply)		
<input type="checkbox"/> Fee Transmittal Form <input type="checkbox"/> Fee Attached <input type="checkbox"/> Amendment / Response <input type="checkbox"/> After Final <input type="checkbox"/> Affidavits/declaration(s) <input type="checkbox"/> Extension of Time Request <input type="checkbox"/> Express Abandonment Request <input type="checkbox"/> Information Disclosure Statement <input type="checkbox"/> Certified Copy of Priority Document <input type="checkbox"/> Response to Missing Parts/ Incomplete Application <input type="checkbox"/> Response to Missing Parts under 37 CFR 1.52 or 1.53	<input type="checkbox"/> Assignment Papers (for an Application) <input type="checkbox"/> Drawing(s) <input type="checkbox"/> Licensing-related Papers <input type="checkbox"/> Petition <input type="checkbox"/> Petition to Convert to a Provisional Application <input type="checkbox"/> Power of Attorney, Revocation Change of Correspondence Address <input type="checkbox"/> Terminal Disclaimer <input type="checkbox"/> Request for Refund <input type="checkbox"/> CD, Number of CD(s)	<input type="checkbox"/> After Allowance Communication to Group <input type="checkbox"/> Appeal Communication to Board of Appeals and Interferences <input type="checkbox"/> Appeal Communication to Group (Appeal Notice, Brief, Reply Brief) <input type="checkbox"/> Proprietary Information <input type="checkbox"/> Status Letter <input checked="" type="checkbox"/> Other Enclosure(s) (please identify below): <p style="text-align: center;">Request for Corrected Filing Receipt</p>
Remarks		

SIGNATURE OF APPLICANT, ATTORNEY, OR AGENT	
Firm or Individual name	Jean C. Edwards
Signature	<i>Jean C. Edwards</i>
Date	October 8, 2002


30412
 PATENT TRADEMARK OFFICE

CERTIFICATE OF MAILING			
I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Assistant Commissioner for Patents, Washington, D.C. 20231 on this date: <input style="width: 150px;" type="text"/>			
Typed or printed name	<input style="width: 100%;" type="text"/>		
Signature	<input style="width: 100%;" type="text"/>	Date	<input style="width: 100%;" type="text"/>

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be send to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of:

Makoto KOMATSUBARA, et al.

Group Art Unit: 2841

U.S. Application No.: 10/195,392

Examiner: Not yet assigned

Confirmation No.: 2813

Filed: July 16, 2002

For: WIRED CIRCUIT BOARD

REQUEST FOR CORRECTED FILING RECEIPT

Office of Initial Patent Examination's
Filing Receipt Corrections
Assistant Commissioner for Patents and Trademarks
Washington, D.C. 20231


Sir:

Attached is a copy of the Filing Receipt for the above-identified application, for which the following correction is requested:

Applicants: [Tadeo] Tadao Ookawa, Osaka, Japan

The requested correction is marked in red. A Corrected Filing Receipt is requested.


Respectfully submitted,


Jean C. Edwards
Registration No. 41,728

Sonnenschein Nath & Rosenthal
1301 K St., N.W.
East Tower, Suite 600
Washington, D.C. 20005
Telephone: 202/408-6428
Facsimile: 202/408-6399
Date: October 8, 2002
25055601V1



UNITED STATES PATENT AND TRADEMARK OFFICE


 COMMISSIONER FOR PATENTS
 UNITED STATES PATENT AND TRADEMARK OFFICE
 WASHINGTON, D.C. 20231
 www.uspto.gov

APPLICATION NUMBER	FILING DATE	GRP ART UNIT	FIL FEE REC'D	ATTY. DOCKET NO	DRAWINGS	TOT CLAIMS	IND CLAIMS
10/195,392	07/16/2002	2841	992	30015280.0001	15	9	6

CONFIRMATION NO. 2813

30412
 SONNENSCHN NATH & ROSENTHAL
 1301 K STREET NW, SUITE 600
 EAST TOWER
 WASHINGTON, DC 20005

FILING RECEIPT



OC000000008804512

Date Mailed: 09/18/2002

Receipt is acknowledged of this nonprovisional Patent Application. It will be considered in its order and you will be notified as to the results of the examination. Be sure to provide the U.S. APPLICATION NUMBER, FILING DATE, NAME OF APPLICANT, and TITLE OF INVENTION when inquiring about this application. Fees transmitted by check or draft are subject to collection. Please verify the accuracy of the data presented on this receipt. **If an error is noted on this Filing Receipt, please write to the Office of Initial Patent Examination's Filing Receipt Corrections, facsimile number 703-746-9195. Please provide a copy of this Filing Receipt with the changes noted thereon. If you received a "Notice to File Missing Parts" for this application, please submit any corrections to this Filing Receipt with your reply to the Notice. When the USPTO processes the reply to the Notice, the USPTO will generate another Filing Receipt incorporating the requested corrections (if appropriate).**

Applicant(s)

Makoto Komatsubara, Osaka, JAPAN;
 Shigenori Morita, Osaka, JAPAN;
Tadao Tadeo Oookawa, Osaka, JAPAN;
 Toshio Shintani, Osaka, JAPAN;

Domestic Priority data as claimed by applicant

Foreign Applications

JAPAN 2001-216812 07/17/2001

If Required, Foreign Filing License Granted 09/17/2002


Projected Publication Date: 01/23/2003

Non-Publication Request: No

Early Publication Request: No

Title

Wired circuit board



0280

Please type a plus sign (+) inside this box →

Approved for use through 10/31/2002. OMB 0651-0031


U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

TRANSMITTAL FORM <i>(to be used for all correspondence after initial filing)</i>	Application Number	10/195,392	
	Filing Date	July 16, 2002	
	First Named Inventor	Makoto Komatsubara	
	Group Art Unit	Not yet assigned	
	Examiner Name	Not yet assigned	
Total Number of Pages in This Submission	64	Attorney Docket Number	30015280.0001

ENCLOSURES <i>(check all that apply)</i>		
<input type="checkbox"/> Fee Transmittal Form <input type="checkbox"/> Fee Attached <input type="checkbox"/> Amendment / Response <input type="checkbox"/> After Final <input type="checkbox"/> Affidavits/declaration(s) <input type="checkbox"/> Extension of Time Request <input type="checkbox"/> Express Abandonment Request <input type="checkbox"/> Information Disclosure Statement <input checked="" type="checkbox"/> Certified Copy of Priority Document (Japanese Priority Document Number 2001-216812) <input type="checkbox"/> Response to Missing Parts/ Incomplete Application <input type="checkbox"/> Response to Missing Parts under 37 CFR 1.52 or 1.53	<input type="checkbox"/> Assignment Papers <i>(for an Application)</i> <input type="checkbox"/> Drawing(s) <input type="checkbox"/> Licensing-related Papers <input type="checkbox"/> Petition <input type="checkbox"/> Petition to Convert to a Provisional Application <input type="checkbox"/> Power of Attorney, Revocation Change of Correspondence Address <input type="checkbox"/> Terminal Disclaimer <input type="checkbox"/> Request for Refund <input type="checkbox"/> CD, Number of CD(s)	<input type="checkbox"/> After Allowance Communication to Group <input type="checkbox"/> Appeal Communication to Board of Appeals and Interferences <input type="checkbox"/> Appeal Communication to Group <i>(Appeal Notice, Brief, Reply Brief)</i> <input type="checkbox"/> Proprietary Information <input type="checkbox"/> Status Letter <input type="checkbox"/> Other Enclosure(s) <i>(please identify below):</i>
Remarks		

SIGNATURE OF APPLICANT, ATTORNEY, OR AGENT	
Firm or Individual name	Jean C. Edwards
Signature	<i>Jean C. Edwards</i>
Date	August 7, 2002


30412
 PATENT TRADEMARK OFFICE

CERTIFICATE OF MAILING			
I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Assistant Commissioner for Patents, Washington, D.C. 20231 on this date: <input style="width: 150px;" type="text"/>			
Typed or printed name			
Signature		Date	

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.



Attorney Docket No.: 30015280.0001
Customer No.: 30412

THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of:

Makoto KOMATSUBARA, et al.

Group Art Unit: Not yet assigned

U.S. Application No.: 10/195,392

Examiner: Not yet assigned

Confirmation No.: Not yet assigned

Filed: July 16, 2002

For: WIRED CIRCUIT BOARD

SUBMISSION OF PRIORITY DOCUMENT

Assistant Commissioner for Patents
Washington, D.C. 20231

Sir:

Please find enclosed Priority Document number 2001-216812, filed July 17, 2001 in the Japan Patent Office, from which the above-identified application claims priority. The Examiner is respectfully requested to acknowledge receipt of the Priority Document.

Respectfully submitted,



Jean C. Edwards
Registration No. 41,728

Sonnenschein Nath & Rosenthal
1301 K St., N.W.
East Tower, Suite 600
Washington, D.C. 20005
Telephone: 202/408-6428
Facsimile: 202/408-6399
Date: August 7, 2002

25052665V1



日 本 国 特 許 庁
JAPAN PATENT OFFICE

別紙添付の書類に記載されている事項は下記の出願書類に記載されている事項と同一であることを証明する。

This is to certify that the annexed is a true copy of the following application as filed with this Office

出願年月日
Date of Application: 2001年 7月17日

出願番号
Application Number: 特願2001-216812


[ST.10/C]: [JP2001-216812]

出願人
Applicant(s): 日東電工株式会社

2002年 7月 2日

特許庁長官
Commissioner,
Japan Patent Office

及川耕造



出証番号 出証特2002-3052663

【書類名】 特許願

【整理番号】 101076

【提出日】 平成13年 7月17日

【あて先】 特許庁長官殿

【国際特許分類】 H05K 1/11

【発明者】

【住所又は居所】 大阪府茨木市下穂積 1 丁目 1 番 2 号 日東電工株式会社
内

【氏名】 小松原 誠

【発明者】

【住所又は居所】 大阪府茨木市下穂積 1 丁目 1 番 2 号 日東電工株式会社
内

【氏名】 森田 成紀

【発明者】

【住所又は居所】 大阪府茨木市下穂積 1 丁目 1 番 2 号 日東電工株式会社
内

【氏名】 大川 忠男

【発明者】

【住所又は居所】 大阪府茨木市下穂積 1 丁目 1 番 2 号 日東電工株式会社
内

【氏名】 新谷 寿朗

【特許出願人】

【識別番号】 000003964

【氏名又は名称】 日東電工株式会社

【代表者】 竹本 正道

【代理人】

【識別番号】 100103517

【弁理士】

【氏名又は名称】 岡本 寛之

【電話番号】 06-4706-1366

【手数料の表示】

【予納台帳番号】 045702

【納付金額】 21,000円

【提出物件の目録】

【物件名】 明細書 1

【物件名】 図面 1

【物件名】 要約書 1

【プルーフの要否】 要

【書類名】 明細書

【発明の名称】 配線回路基板

【特許請求の範囲】

【請求項 1】 第 1 絶縁層の上に導体パターンが形成され、前記導体パターンの上に第 2 絶縁層が形成されており、前記導体パターンの同じ位置において、前記第 1 絶縁層および前記第 2 絶縁層が開口される開口部が形成されることにより、前記導体パターンの表面および裏面が露出する端子部が形成されている配線回路基板であって、

前記開口部の端縁部と前記導体パターンとが交差する交差部分において、前記第 1 絶縁層、前記第 2 絶縁層および前記導体パターンの少なくともいずれかには、前記開口部の端縁部における前記導体パターンを補強するための補強部が形成されていることを特徴とする、配線回路基板。

【請求項 2】 金属支持層の上に第 1 絶縁層が形成され、前記第 1 絶縁層の上に導体パターンが形成され、前記導体パターンの上に第 2 絶縁層が形成されており、前記導体パターンの同じ位置において、前記金属支持層および前記第 1 絶縁層と、前記第 2 絶縁層とが開口される開口部が形成されることにより、前記導体パターンの表面および裏面が露出する端子部が形成されている配線回路基板であって、

前記開口部の端縁部と前記導体パターンとが交差する交差部分において、前記第 1 絶縁層、前記第 2 絶縁層および前記導体パターンの少なくともいずれかには、前記開口部の端縁部における前記導体パターンを補強するための補強部が形成されていることを特徴とする、配線回路基板。

【請求項 3】 第 1 絶縁層の上に導体パターンが形成され、前記導体パターンの上に第 2 絶縁層が形成されており、前記導体パターンの同じ位置において、前記第 1 絶縁層および前記第 2 絶縁層が開口される開口部が形成されることにより、前記導体パターンの表面および裏面が露出する端子部が形成されている配線回路基板であって、

前記開口部の端縁部と前記導体パターンとが交差する交差部分において、前記導体パターンには、前記導体パターンが延びる方向と実質的に直交する幅方向に

広がる幅広部が形成されていることを特徴とする、配線回路基板。

【請求項 4】 金属支持層の上に第 1 絶縁層が形成され、前記第 1 絶縁層の上に導体パターンが形成され、前記導体パターンの上に第 2 絶縁層が形成されており、前記導体パターンの同じ位置において、前記金属支持層および前記第 1 絶縁層と、前記第 2 絶縁層とが開口される開口部が形成されることにより、前記導体パターンの表面および裏面が露出する端子部が形成されている配線回路基板であって、

前記開口部の端縁部と前記導体パターンとが交差する交差部分において、前記導体パターンには、前記導体パターンが延びる方向と実質的に直交する幅方向に広がる幅広部が形成されていることを特徴とする、配線回路基板。

【請求項 5】 第 1 絶縁層の上に導体パターンが形成され、前記導体パターンの上に第 2 絶縁層が形成されており、前記導体パターンの同じ位置において、前記第 1 絶縁層および前記第 2 絶縁層が開口される開口部が形成されることにより、前記導体パターンの表面および裏面が露出する端子部が形成されている配線回路基板であって、

前記開口部の端縁部と前記導体パターンとが交差する交差部分において、前記第 1 絶縁層および／または前記第 2 絶縁層には、前記開口部の端縁部から前記開口部内の前記導体パターンの上に突出する突出部が形成されていることを特徴とする、配線回路基板。

【請求項 6】 金属支持層の上に第 1 絶縁層が形成され、前記第 1 絶縁層の上に導体パターンが形成され、前記導体パターンの上に第 2 絶縁層が形成されており、前記導体パターンの同じ位置において、前記金属支持層および前記第 1 絶縁層と、前記第 2 絶縁層とが開口される開口部が形成されることにより、前記導体パターンの表面および裏面が露出する端子部が形成されている配線回路基板であって、

前記開口部の端縁部と前記導体パターンとが交差する交差部分において、前記第 1 絶縁層および／または前記第 2 絶縁層には、前記開口部の端縁部から前記開口部内の前記導体パターンの上に突出する突出部が形成されていることを特徴とする、配線回路基板。

【請求項 7】 前記配線回路基板が、回路付サスペンション基板であることを特徴とする、請求項 1～6 のいずれかに記載の配線回路基板。

【発明の詳細な説明】

【0001】

【発明の属する技術分野】

本発明は、配線回路基板、詳しくは、回路付サスペンション基板として好適に用いられる、配線回路基板に関する。

【0002】

【従来技術】

電子・電気機器などに用いられる配線回路基板には、通常、外部端子と接続するための端子部が形成されている。

【0003】

このような端子部として、近年、電子・電気機器の高密度化および小型化に対応すべく、導体パターンの片面だけではなく、その導体パターンの両面に形成されるいわゆるフライングリードが普及しつつあり、例えば、ハードディスクドライブに用いられる回路付サスペンション基板などにおいては、端子部をフライングリードとして形成することが知られている。

【0004】

より具体的には、回路付サスペンション基板は、例えば、図 21 に示すように、ステンレス箔からなる支持基板 1 と、その支持基板 1 の上に形成される絶縁体からなるベース層 2 と、そのベース層 2 の上に、所定の配線回路パターンとして形成される導体パターン 3 と、その導体パターン 3 を被覆する絶縁体からなるカバー層 4 とを備えており、フライングリードとして形成される端子部 5 は、カバー層 4 が開口形成されることにより導体パターン 3 の表面を露出させるとともに、支持基板 1 およびベース層 2 を開口させることにより、導体パターン 3 の裏面を露出させ、その露出された導体パターン 3 の両面に、必要により、ニッケル／金めっきなどにより、金属めっき層 6 を形成することにより形成されている。

【0005】

そして、このようなフライングリードとして形成される端子部は、例えば、ボ

ンディングツールなどを用いて、超音波振動を加えることにより、外部端子と接続される。

【0006】

【発明が解決しようとする課題】

しかし、このようなフライングリードとして形成される端子部では、導体パターンの両面が露出しているため、超音波が伝達されやすく、超音波振動による接合には適している反面、物理的強度が弱く、ベース層およびカバー層の開口部の端縁部において、両面が露出する導体パターンに応力が集中して断線しやすいという不具合がある。

【0007】

本発明は、このような不具合に鑑みなされたもので、その目的とするところは、簡易な構成により、端子部をフライングリードとして形成し、両面が露出される導体パターンの強度を確保して、その導体パターンの断線を有効に防止することのできる配線回路基板を提供することにある。

【0008】

【課題を解決するための手段】

上記目的を達成するために、本発明は、第1絶縁層の上に導体パターンが形成され、前記導体パターンの上に第2絶縁層が形成されており、前記導体パターンの同じ位置において、前記第1絶縁層および前記第2絶縁層が開口される開口部が形成されることにより、前記導体パターンの表面および裏面が露出する端子部が形成されている配線回路基板であって、前記開口部の端縁部と前記導体パターンとが交差する交差部分において、前記第1絶縁層、前記第2絶縁層および前記導体パターンの少なくともいずれかには、前記開口部の端縁部における前記導体パターンを補強するための補強部が形成されていることを特徴としている。

【0009】

また、本発明は、金属支持層の上に第1絶縁層が形成され、前記第1絶縁層の上に導体パターンが形成され、前記導体パターンの上に第2絶縁層が形成されており、前記導体パターンの同じ位置において、前記金属支持層および前記第1絶縁層と、前記第2絶縁層とが開口される開口部が形成されることにより、前記導

体パターンの表面および裏面が露出する端子部が形成されている配線回路基板であって、前記開口部の端縁部と前記導体パターンとが交差する交差部分において、前記第 1 絶縁層、前記第 2 絶縁層および前記導体パターンの少なくともいずれかには、前記開口部の端縁部における前記導体パターンを補強するための補強部が形成されている、配線回路基板を含んでいる。

【 0 0 1 0 】

上記の配線回路基板によれば、開口部の端縁部と導体パターンとの交差部分において、第 1 絶縁層、第 2 絶縁層および導体パターンの少なくともいずれかに、開口部の端縁部における導体パターンを補強するための補強部が形成されているので、その開口部の端縁部における導体パターンの物理的強度を補強することができる。そのため、たとえば、その端子部と外部端子とをボンディングツールにより超音波振動を加えて接続するような場合において、開口部の端縁部において両面が露出する導体パターンに応力が集中しても、その導体パターンの断線を有効に防止することができ、接続信頼性を向上させることができる。

【 0 0 1 1 】

また、本発明は、第 1 絶縁層の上に導体パターンが形成され、前記導体パターンの上に第 2 絶縁層が形成されており、前記導体パターンの同じ位置において、前記第 1 絶縁層および前記第 2 絶縁層が開口される開口部が形成されることにより、前記導体パターンの表面および裏面が露出する端子部が形成されている配線回路基板であって、前記開口部の端縁部と前記導体パターンとが交差する交差部分において、前記導体パターンには、前記導体パターンが延びる方向と実質的に直交する幅方向に広がる幅広部が形成されている、配線回路基板を含んでいる。

【 0 0 1 2 】

また、本発明は、金属支持層の上に第 1 絶縁層が形成され、前記第 1 絶縁層の上に導体パターンが形成され、前記導体パターンの上に第 2 絶縁層が形成されており、前記導体パターンの同じ位置において、前記金属支持層および前記第 1 絶縁層と、前記第 2 絶縁層とが開口される開口部が形成されることにより、前記導体パターンの表面および裏面が露出する端子部が形成されている配線回路基板であって、前記開口部の端縁部と前記導体パターンとが交差する交差部分において

、前記導体パターンには、前記導体パターンが延びる方向と実質的に直交する幅方向に広がる幅広部が形成されている、配線回路基板を含んでいる。

【 0 0 1 3 】

上記の配線回路基板によれば、開口部の端縁部と導体パターンとの交差部分において、導体パターンには、その導体パターンが延びる方向と実質的に直交する幅方向に広がる幅広部が形成されているので、その開口部の端縁部における導体パターンの物理的強度を補強することができる。そのため、たとえば、その端子部と外部端子とをボンディングツールにより超音波振動を加えて接続するような場合において、開口部の端縁部において両面が露出する導体パターンに応力が集中しても、その導体パターンの断線を有効に防止することができ、接続信頼性を向上させることができる。

【 0 0 1 4 】

また、本発明は、第1絶縁層の上に導体パターンが形成され、前記導体パターンの上に第2絶縁層が形成されており、前記導体パターンの同じ位置において、前記第1絶縁層および前記第2絶縁層が開口される開口部が形成されることにより、前記導体パターンの表面および裏面が露出する端子部が形成されている配線回路基板であって、前記開口部の端縁部と前記導体パターンとが交差する交差部分において、前記第1絶縁層および／または前記第2絶縁層には、前記開口部の端縁部から前記開口部内の前記導体パターンの上に突出する突出部が形成されている、配線回路基板を含んでいる。

【 0 0 1 5 】

また、本発明は、金属支持層の上に第1絶縁層が形成され、前記第1絶縁層の上に導体パターンが形成され、前記導体パターンの上に第2絶縁層が形成されており、前記導体パターンの同じ位置において、前記金属支持層および前記第1絶縁層と、前記第2絶縁層とが開口される開口部が形成されることにより、前記導体パターンの表面および裏面が露出する端子部が形成されている配線回路基板であって、前記開口部の端縁部と前記導体パターンとが交差する交差部分において、前記第1絶縁層および／または前記第2絶縁層には、前記開口部の端縁部から前記開口部内の前記導体パターンの上に突出する突出部が形成されている、配線

回路基板を含んでいる。

【 0 0 1 6 】

上記の配線回路基板によれば、開口部の端縁部と導体パターンとの交差部分において、第1絶縁層および／または第2絶縁層には、開口部の端縁部から開口部内の導体パターンの上に突出する突出部が形成されているので、その開口部の端縁部における導体パターンの物理的強度を補強することができる。そのため、たとえば、その端子部と外部端子とをボンディングツールにより超音波振動を加えて接続するような場合において、開口部の端縁部において両面が露出する導体パターンに応力が集中しても、その導体パターンの断線を有効に防止することができ、接続信頼性を向上させることができる。

【 0 0 1 7 】

そして、上記した本発明の前記配線回路基板は、導体パターンの両面が露出するいわゆるフライングリードとして形成しても、接続信頼性が高く、回路付サスペンション基板として好適に用いることができる。

【 0 0 1 8 】

【発明の実施の形態】

図1は、本発明の配線回路基板の一実施形態であって、(a)は、その端子部における要部断面図、(b)は、その端子部における平面図である。図1(a)において、この配線回路基板11は、絶縁体からなる第1絶縁層としてのベース層12の上に、所定の配線回路パターンとして形成される導体パターン13が形成され、その導体パターン13の上に、絶縁体からなる第2絶縁層としてのカバー層14が形成されている。なお、導体パターン13は、図1(b)に示すように、互いに所定の間隔を隔てて平行状に配置される複数の配線13a、13b、13cおよび13dとして形成されている。

【 0 0 1 9 】

ベース層12およびカバー層14の絶縁体としては、例えば、ポリイミド樹脂、アクリル樹脂、ポリエーテルニトリル樹脂、ポリエーテルスルホン樹脂、ポリエチレンテレフタレート樹脂、ポリエチレンナフタレート樹脂、ポリ塩化ビニル樹脂などの合成樹脂が用いられ、好ましくは、ポリイミド樹脂が用いられる。

【0020】

また、ベース層12およびカバー層14の厚みは、通常、1～30 μ m、好ましくは、2～20 μ mである。

【0021】

また、導体パターン13を形成する導体としては、例えば、銅、ニッケル、金、はんだ、またはこれらの合金などが用いられ、好ましくは、銅が用いられる。また、導体パターン13の厚みは、通常、2～30 μ m、好ましくは、5～20 μ mである。

【0022】

そして、このような配線回路基板11は、図3(a)に示すように、まず、フィルム状に形成されたベース層12の上に、サブトラクティブ法、アディティブ法、セミアディティブ法などの公知のパターンニング法によって、所定の配線回路パターンとして導体パターン13を形成し、次いで、図3(b)に示すように、その導体パターン13の上に、例えば、フィルム状樹脂の接着、または、感光性樹脂の塗布および硬化などの公知の方法によって、ベース層14が被覆されることによって、形成されている。

【0023】

そして、この配線回路基板11では、図1(a)に示すように、導体パターン13の同じ位置において、カバー層14を開口して導体パターン13の表面を露出させるとともに、ベース層12を開口して導体パターン13の裏面を露出させることにより、導体パターン13の表面および裏面を露出させ、その露出した導体パターン13の両面に金属めっき層15をそれぞれ形成することにより、フライングリードとして端子部16が形成されている。

【0024】

このような端子部16は、図3(c)に示すように、まず、カバー層14における端子部16が形成される部分に、ドリル穿孔、レーザ加工、エッチング、感光性樹脂のパターンニングなど公知の方法によってカバー側開口部17を開口形成するとともに、図3(d)に示すように、そのカバー側開口部17に対向するベース層12の部分に、同じく、ドリル穿孔、レーザ加工、エッチング、感光性

樹脂のパターンニングなど公知の方法によってベース側開口部 18 を開口形成する。なお、このカバー側開口部 17 およびベース側開口部 18 は、各配線 13 a、13 b、13 c および 13 d を含むような矩形状に開口形成される。

【0025】

そして、図 3 (e) に示すように、これらカバー側開口部 17 内およびベース側開口部 18 内に露出した導体パターン 13 の表面および裏面に、めっきにより金属めっき層 15 を形成することによって、形成することができる。

【0026】

金属めっき層 15 の形成は、特に制限されず、電解めっきおよび無電解めっきのいずれの方法を用いてもよく、また、めっきに用いる金属も、特に制限されず、公知の金属を用いることができる。好ましくは、電解ニッケルめっきと電解金めっきとを順次行なうことにより、ニッケルめっき層 19 の上に金めっき層 20 を形成する。なお、ニッケルめっき層 19 および金めっき層 20 の厚さは、いずれも、1~5 μm 程度であることが好ましい。

【0027】

そして、この配線回路基板 11 では、図 1 (b) に示すように、このようなフライングリードとして形成される端子部 16 において、カバー側開口部 17 およびベース側開口部 18 の端縁部と導体パターン 13 とが交差する交差部分 21 における導体パターン 13 には、その導体パターン 13 が延びる方向と実質的に直交する幅方向に広がる補強部としての幅広部 22 が形成されている。

【0028】

より具体的には、この幅広部 22 は、各配線 13 a、13 b、13 c および 13 d における長手方向に沿って所定の間隔を隔てて交差部分 21 に対向する位置にそれぞれ (2つ) 形成され、各配線 13 a、13 b、13 c および 13 d における幅方向に膨出するようなほぼ円形に形成されている。

【0029】

各幅広部 22 は、図 2 に示すように、その幅方向の最長部分 23 を境として、ほぼ外側半分がカバー層 14 およびベース層 12 に埋設されるとともに、ほぼ内側半分がカバー側開口部 17 およびベース側開口部 18 において露出するように

配置されている。これによって、端子部 16 は、各配線 13 a、13 b、13 c および 13 d がカバー側開口部 17 内およびベース側開口部 18 内の両側端部において幅方向に膨出するダンベル形状としてそれぞれ形成される。

【0030】

また、各幅広部 22 は、その幅方向の最長部分 23 が、カバー側開口部 17 およびベース側開口部 18 において露出している各配線 13 a、13 b、13 c および 13 d の通常のライン幅 24 に対して、1. 1~4 倍、好ましくは、2~3 倍として形成されており、より具体的には、その幅方向の最長部分 23 の長さが、20~1000 μm で、各配線 13 a、13 b、13 c および 13 d が延びる方向に沿う長手方向の長さが、50~500 μm で形成されている。

【0031】

なお、各幅広部 22 の形状は、その幅方向に膨出するような形状であって、通常の幅よりも広く形成されていれば、特にほぼ円形に限定されることはなく、例えば、矩形状などであってもよい。

【0032】

そして、このような幅広部 22 を有する端子部 16 は、上記した導体パターン 13 の形成において、幅広部 22 を配線回路パターンのパターンニングとともに形成しておき、図 3 (c) および (d) に示す工程において、カバー層 14 およびベース層 12 を、その幅広部 22 の最長部分 23 が交差部分 21 に配置されるように開口することによってカバー側開口部 17 およびベース側開口部 18 を形成した後、図 3 (e) に示す工程において、それらカバー側開口部 17 内およびベース側開口部 18 内において露出する導体パターン 13 の両面に金属めっき層 15 を形成することにより、形成すればよい。

【0033】

このような配線回路基板 11 によれば、カバー側開口部 17 およびベース側開口部 18 の端縁部と導体パターン 13 とが交差する交差部分 21 における導体パターン 13 には、その導体パターン 13 の幅方向に広がる幅広部 22 が形成されているので、そのカバー側開口部 17 およびベース側開口部 18 の端縁部における導体パターン 13 の物理的強度を補強することができる。そのため、たとえば

、その端子部 1 6 と外部端子とをボンディングツールにより超音波振動を加えて接続するような場合において、カバー側開口部 1 7 およびベース側開口部 1 8 の端縁部において両面が露出する導体パターン 1 3 に応力が集中しても、その導体パターン 1 3 の断線を有効に防止することができ、接続信頼性を向上させることができる。

【 0 0 3 4 】

また、この配線回路基板 1 1 においては、図 4 に示すように、このようなフライングリードとして形成される端子部 1 6 において、カバー側開口部 1 7 およびベース側開口部 1 8 の端縁部と導体パターン 1 3 とが交差する交差部分 2 1 におけるカバー層 1 4 に、カバー側開口部 1 7 の端縁部からカバー側開口部 1 7 内の導体パターン 1 3 の上に突出する補強部としてのカバー側突出部 2 5 を形成するとともに、交差部分 2 1 におけるベース層 1 2 にも、ベース側開口部 1 8 の端縁部からベース側開口部 1 8 内の導体パターン 1 3 の上に突出する補強部としてのベース側突出部 2 6 を形成してもよい。

【 0 0 3 5 】

より具体的には、これらカバー側突出部 2 5 およびベース側突出部 2 6 は、図 4 (b) に示すように、各配線 1 3 a 、 1 3 b 、 1 3 c および 1 3 d における長手方向に沿って所定の間隔を隔てて交差部分 2 1 に対向する位置にそれぞれ (2 つ) 形成され、各配線 1 3 a 、 1 3 b 、 1 3 c および 1 3 d が延びる方向に沿ってカバー側開口部 1 7 およびベース側開口部 1 8 の端縁部から内側にそれぞれ突出する凸状に形成されている。

【 0 0 3 6 】

各カバー側突出部 2 5 および各ベース側突出部 2 6 は、各配線 1 3 a 、 1 3 b 、 1 3 c および 1 3 d に重なり、カバー側開口部 1 7 およびベース側開口部 1 8 の内側に向かって、次第にその重なりが少なくなるような先細状 (平面視略三角形) に形成されており、これによって、端子部 1 6 は、各配線 1 3 a 、 1 3 b 、 1 3 c および 1 3 d がカバー側開口部 1 7 内およびベース側開口部 1 8 内の両側端部において、各カバー側突出部 2 5 および各ベース側突出部 2 6 によって被覆されるような形状に形成される。

【 0 0 3 7 】

また、各カバー側突出部 2 5 および各ベース側突出部 2 6 は、図 5 に示すように、カバー側開口部 1 7 およびベース側開口部 1 8 において露出している各配線 1 3 a、1 3 b、1 3 c および 1 3 d のライン長さ 2 9 に対して、4 ~ 3 0 分の 1、好ましくは、5 ~ 2 0 分の 1 の突出長さ 2 7 で突出形成されており、より具体的には、カバー側開口部 1 7 およびベース側開口部 1 8 の端縁部において、各配線 1 3 a、1 3 b、1 3 c および 1 3 d のライン幅 2 4 よりもやや狭い 5 ~ 2 5 0 μ m の基幅 2 8 で、その内側に向かって先細状に、5 ~ 2 5 0 μ m の突出長さ 2 7 で突出され、その先端部が各配線 1 3 a、1 3 b、1 3 c および 1 3 d の幅方向中央部に配置されるような略三角形に形成されている。

【 0 0 3 8 】

なお、各カバー側突出部 2 5 および各ベース側突出部 2 6 は、各配線 1 3 a、1 3 b、1 3 c および 1 3 d が延びる長手方向に重なって突出するような形状であれば、図 5 に示すような形状に限定されることはなく、例えば、図 6 に示すように、カバー側開口部 1 7 およびベース側開口部 1 8 の端縁部において、各配線 1 3 a、1 3 b、1 3 c および 1 3 d のライン幅 2 4 よりもやや広い基幅 2 8 で、その内側に向かって先細状に突出形成されていてもよく、さらには、略三角形に形成しなくても、例えば、各配線 1 3 a、1 3 b、1 3 c および 1 3 d が延びる長手方向に重なる矩形状に形成してもよい。

【 0 0 3 9 】

そして、このようなカバー側突出部 2 5 およびベース側突出部 2 6 を有する端子部 1 6 は、図 3 (c) に示す工程において、カバー側突出部 2 5 が形成されるようにカバー層 1 4 を開口してカバー側開口部 1 7 を形成するとともに、図 3 (d) に示す工程において、ベース側突出部 2 6 が形成されるようにベース層 1 2 を開口してベース側開口部 1 8 を形成した後、図 3 (e) に示す工程において、それらカバー側開口部 1 7 内およびベース側開口部 1 8 内において露出する導体パターン 1 3 の両面に金属めっき層 1 5 を形成することにより、形成すればよい。

【 0 0 4 0 】

このような配線回路基板 1 1 によれば、カバー側開口部 1 7 およびベース側開口部 1 8 の端縁部と導体パターン 1 3 とが交差する交差部分 2 1 におけるカバー層 1 4 およびベース層 1 2 には、カバー側開口部 1 7 およびベース側開口部 1 8 の端縁部からカバー側開口部 1 7 内およびベース側開口部 1 8 内の導体パターン 1 3 の上に突出するカバー側突出部 2 5 およびベース側突出部 2 6 がそれぞれ形成されているので、そのカバー側開口部 1 7 およびベース側開口部 1 8 の端縁部における導体パターン 1 3 の物理的強度を補強することができる。そのため、たとえば、その端子部 1 6 と外部端子とをボンディングツールにより超音波振動を加えて接続するような場合において、カバー側開口部 1 7 およびベース側開口部 1 8 の端縁部において両面が露出する導体パターン 1 3 に応力が集中しても、その導体パターン 1 3 の断線を有効に防止することができ、接続信頼性を向上させることができる。

【 0 0 4 1 】

なお、この配線回路基板 1 1 においては、必ずしも、各カバー側突出部 2 5 および各ベース側突出部 2 6 の両方を形成せずとも、例えば、図 7 に示すように、カバー側突出部 2 5 のみを形成してもよく、また、例えば、図 8 に示すように、ベース側突出部 2 6 のみを形成してもよい。

【 0 0 4 2 】

さらには、図示しないが、上記したように、導体パターン 1 3 に幅広部 2 2 を形成するとともに、カバー層 1 4 にはカバー側突出部 2 5 を、および/または、ベース層 1 2 にはベース側突出部 2 6 を形成してもよい。

【 0 0 4 3 】

そして、このような端子部 1 6 を有する配線回路基板 1 1 は、とりわけ、回路付サスペンション基板に、好適に適用することができる。

【 0 0 4 4 】

図 9 は、本発明の配線回路基板の一実施形態としての回路付サスペンション基板を示す斜視図である。この回路付サスペンション基板 3 1 は、ハードディスクドライブの磁気ヘッド（図示せず）を実装して、その磁気ヘッドを、磁気ヘッドと磁気ディスクとが相対的に走行する時の空気流に抗して、磁気ディスクとの間

に微小な間隔を保持しながら支持するものであり、磁気ヘッドと、外部の回路としてのリード・ライト基板39とを接続するための配線34a、34b、34cおよび34dが、所定の配線回路パターンとして一体的に形成されている。

【0045】

図9において、この回路付サスペンション基板31は、長手方向に延びる金属支持層としての支持基板32の上に、絶縁体からなる第1絶縁層としてのベース層33が形成されており、そのベース層33の上に、所定の配線回路パターンとして導体パターン34が形成され、その導体パターン34の上に、絶縁体からなる第2絶縁層としてのカバー層35（図示せず）が形成されている。なお、導体パターン34は、互いに所定の間隔を隔てて平行状に配置される複数の配線34a、34b、34cおよび34dとして形成されている。

【0046】

支持基板32の先端部には、その支持基板32を切り込むことによって、磁気ヘッドを実装するためのジンバル36が形成されている。また、その支持基板32の先端部には、磁気ヘッドと各配線34a、34b、34cおよび34dとを接続するための磁気ヘッド側接続端子37が形成されるとともに、支持基板32の後端部には、リード・ライト基板39と各配線34a、34b、34cおよび34dとを接続するための端子部としての外部側接続端子38が形成されている。この外部側接続端子38は、各配線34a、34b、34cおよび34dの端部において、各リードライト端子54に対応してそれぞれ形成されている。

【0047】

そして、このような回路付サスペンション基板31は、次のようにして形成することができる。すなわち、まず、図10(a)～(d)に示すように、支持基板32を用意して、その支持基板32の上に、所定のパターンでベース層33を形成する。支持基板32としては、金属箔または金属薄板を用いることが好ましく、例えば、ステンレス、42アロイなどが好ましく用いられる。また、その厚さが、10～60 μ m、さらには、15～30 μ m、その幅が、50～500mm、さらには、125～300mmのものが好ましく用いられる。

【0048】

また、ベース層 3 3 を形成するための絶縁体としては、特に制限されず、例えば、ポリイミド樹脂、アクリル樹脂、ポリエーテルニトリル樹脂、ポリエーテルスルホン樹脂、ポリエチレンテレフタレート樹脂、ポリエチレンナフタレート樹脂、ポリ塩化ビニル樹脂などの合成樹脂が用いられる。これらのうち、感光性樹脂が好ましく用いられ、感光性ポリイミド樹脂がさらに好ましく用いられる。

【 0 0 4 9 】

そして、例えば、感光性ポリイミド樹脂を用いて、支持基板 3 2 の上に、所定のパターンでベース層 3 3 を形成する場合には、まず、図 1 0 (a) に示すように、予め用意された支持基板 3 2 の上に、感光性ポリイミド樹脂前駆体の溶液を、その支持基板 1 2 の全面に塗布した後、例えば、6 0 ~ 1 5 0 ° C で乾燥することにより、感光性ポリイミド樹脂前駆体の皮膜 3 3 p を形成する。

【 0 0 5 0 】

次に、図 1 0 (b) に示すように、その皮膜 3 3 p を、フォトマスク 4 0 を介して露光させ、必要により露光部分を所定の温度に加熱した後、図 1 0 (c) に示すように、現像することにより、皮膜 3 3 p を所定のパターンとする。なお、露光のための照射光は、その露光波長が、3 0 0 ~ 4 5 0 n m、さらには、3 5 0 ~ 4 2 0 n m であることが好ましく、その露光積算光量が、1 0 0 ~ 1 0 0 0 m J / c m ²、さらには、2 0 0 ~ 7 0 0 m J / c m ² であることが好ましい。また、照射された皮膜 3 3 p の露光部分は、例えば、1 3 0 ° C 以上 1 5 0 ° C 未満で加熱することにより、次の現像処理において可溶化（ポジ型）し、また、例えば、1 5 0 ° C 以上 1 8 0 ° C 以下で加熱することにより、次の現像処理において不溶化（ネガ型）する。また、現像は、例えば、アルカリ現像液などの公知の現像液を用いて、浸漬法やスプレー法などの公知の方法により行なえばよい。なお、この方法においては、ネガ型でパターンを得ることが好ましく、図 1 0 においては、ネガ型でパターンニングする態様として示されている。

【 0 0 5 1 】

次いで、図 1 0 (d) に示すように、このようにしてパターン化されたポリイミド樹脂前駆体の皮膜 3 3 p を、例えば、最終的に 2 5 0 ° C 以上に加熱することによって、硬化（イミド化）させ、これによって、ポリイミド樹脂からなるベー

ス層 3 3 を所定のパターンで形成する。なお、このようにして形成されるベース層 3 3 の厚さは、例えば、2 ~ 3 0 μ m、好ましくは、5 ~ 2 0 μ m である。

【 0 0 5 2 】

次いで、図 1 0 (e) に示すように、ベース層 3 3 の上に、導体パターン 3 4 を、所定の配線回路パターンとして形成する。導体パターン 3 4 を形成するための導体としては、例えば、銅、ニッケル、金、はんだ、またはこれらの合金などの金属が用いられ、好ましくは、銅が用いられる。所定の配線回路パターンで導体パターン 3 4 を形成するには、ベース層 3 3 の表面に、導体パターン 3 4 を、例えば、サブトラクティブ法、アディティブ法、セミアディティブ法などの公知のパターンニング法によって、所定の配線回路パターンとして形成すればよく、この方法においては、セミアディティブ法が好ましく用いられる。

【 0 0 5 3 】

このようにして形成される導体パターン 3 4 は、上記したように、互いに所定の間隔を隔てて平行状に配置される複数の配線 3 4 a、3 4 b、3 4 c および 3 4 d のパターンであって、その厚さは、例えば、2 ~ 3 0 μ m、好ましくは、5 ~ 2 0 μ m であり、各配線 3 4 a、3 4 b、3 4 c および 3 4 d のライン幅は、例えば、1 0 ~ 5 0 0 μ m、好ましくは、3 0 ~ 2 0 0 μ m であり、各配線 3 4 a、3 4 b、3 4 c および 3 4 d 間の間隔（スペース幅）は、例えば、1 0 ~ 5 0 0 μ m、好ましくは、3 0 ~ 2 0 0 μ m である。

【 0 0 5 4 】

次いで、図 1 0 (f) ~ (i) に示すように、導体パターン 3 4 を、絶縁体からなるカバー層 3 5 により被覆する。カバー層 3 5 を形成するための絶縁体としては、ベース層 3 5 と同様の絶縁体を用いられ、好ましくは、感光性ポリイミド樹脂が用いられる。

【 0 0 5 5 】

そして、例えば、感光性ポリイミド樹脂を用いて、カバー層 3 5 を形成するには、図 1 0 (f) に示すように、まず、支持基板 3 2 およびベース層 3 3 の全面に、感光性ポリイミド樹脂前駆体の溶液を塗布した後、ベース層 3 3 のパターンニングと同様に、例えば、6 0 ~ 1 5 0 $^{\circ}$ C で乾燥することにより、感光性ポリイ

ミド樹脂前駆体の皮膜 3 5 p を形成し、次に、図 1 0 (g) に示すように、その皮膜 3 5 p を、フォトマスク 4 1 を介して露光させ、必要により露光部分を所定の温度に加熱した後、図 1 0 (h) に示すように、現像することにより、皮膜 3 5 p によって、導体パターン 3 4 が被覆されるようにパターン化する。

【 0 0 5 6 】

なお、このパターン化において、外部側接続端子 3 8 が形成される部分には、導体パターン 3 4 の表面が露出するように、その外部側接続端子 3 8 が形成される部分にフォトマスク 4 1 を対向配置して、カバー側開口部 4 2 が形成されるようにする。より具体的には、このカバー側開口部 4 2 は、後述するように外部側接続端子 3 8 をフライングリードとして形成するために、各配線 3 4 a 、 3 4 b 、 3 4 c および 3 4 d を含むような矩形状に開口形成される。

【 0 0 5 7 】

また、この露光および現像の条件は、ベース層 3 3 を露光および現像する条件と同様の条件でよく、図 1 0 においては、ベース層 3 3 と同様に、ネガ型でパターンニングする態様として示されている。

【 0 0 5 8 】

そして、このようにしてパターン化されたポリイミド樹脂前駆体の皮膜 3 5 p を、図 1 0 (i) に示すように、例えば、最終的に 2 5 0 ° C 以上に加熱することによって、硬化（イミド化）させ、これによって、ポリイミド樹脂からなるカバー層 3 5 を、導体パターン 3 4 の上に形成する。なお、カバー層 3 5 の厚さは、例えば、1 ~ 3 0 μ m 、好ましくは、2 ~ 5 μ m である。

【 0 0 5 9 】

また、このカバー層 3 5 を形成する前に、予め導体パターン 3 4 を、ニッケルめっきによって硬質ニッケルの薄膜で保護するようにしておいてもよい。

【 0 0 6 0 】

そして、このようにして形成される回路付サスペンション基板 3 1 では、図 1 0 (j) ~ (l) に示すように、外部側接続端子 3 8 が、導体パターン 3 4 の両面が露出するフライングリードとして形成されている。

【 0 0 6 1 】

すなわち、外部側接続端子 3 8 を、導体パターン 3 4 の両面が露出した端子として形成するには、まず、図 1 0 (j) に示すように、支持基板 3 2 における外部側接続端子 3 8 が形成される部分、すなわち、カバー層 3 5 のカバー側開口部 4 2 に対向する部分にベース層 3 3 が露出するように支持基板側開口部 4 3 を形成する。この支持基板側開口部 4 3 の形成は、公知の方法でよく、例えば、支持基板 3 2 における支持基板側開口部 4 3 を形成する部分以外をすべてマスクングした後に、化学エッチングすればよい。

【 0 0 6 2 】

次いで、図 1 0 (k) に示すように、支持基板 3 2 の支持基板側開口部 4 3 内において露出しているベース層 3 3 に、導体パターン 3 4 が露出するようにベース側開口部 4 4 を形成する。このベース側開口部 4 4 の形成は、公知の方法でよいが、エッチング、とりわけ、プラズマエッチングにより形成することが好ましい。エッチングによれば、ベース層 3 3 の露出面から、導体パターン 3 4 の裏面までの間のベース層 3 3 を、正確に削ることができる。

【 0 0 6 3 】

このプラズマエッチングでは、支持基板 3 2 をマスクとして、その支持基板 3 2 の支持基板側開口部 4 3 に露出するベース層 3 3 の全体をエッチングすればよく、例えば、所定のガスを封入した雰囲気下で対向電極間に、サンプルを配置して、高周波プラズマを発生させるようにする。所定のガスとしては、例えば、H e、N e、A r、X e、K r、N₂、O₂、C F₄、N F₃などが用いられる。好ましくは、A r、O₂、C F₄、N F₃が用いられる。これらのガスは、所定の割合で混合して用いてもよい。また、そのガス圧（真空度）は、例えば、0. 5 ~ 2 0 0 P a、好ましくは、1 0 ~ 1 0 0 P aである。また、高周波プラズマを発生させる条件としては、周波数が、例えば、1 0 k H z ~ 2 0 M H z、好ましくは、1 0 k H z ~ 1 0 0 k H zであり、処理電力が、例えば、0. 5 ~ 1 0 W / c m²、好ましくは、1 ~ 5 W / c m²である。周波数が 1 0 k H z ~ 1 0 0 k H zであると、プラズマエッチング装置のマッチング（抵抗値のチューニング）がとりやすくなる。そして、このような雰囲気条件下において、例えば、0 ~ 1 2 0 ° C、好ましくは、1 0 ~ 8 0 ° Cに温度管理された電極上にサンプルを配

置して、ベース層 3 3 をエッチングする厚さに相当する所定の時間処理すればよい。

【 0 0 6 4 】

そして、このようにして形成されるベース層 3 3 のベース側開口部 4 4 は、支持基板 3 2 をマスクとして形成されるので、支持基板 3 2 の支持基板側開口部 4 3 と同じ大きさおよび形で開口形成される。

【 0 0 6 5 】

その後、図 1 0 (1) に示すように、このように露出している導体パターン 3 4 の両面に、金属めっき層 4 5 を、めっきにより同時に形成する。金属めっき層 4 5 の形成は、特に制限されず、電解めっきおよび無電解めっきのいずれの方法を用いてもよく、また、めっきに用いる金属も、特に制限されず、公知の金属を用いることができる。好ましくは、電解ニッケルめっきと電解金めっきとを順次行なうことにより、ニッケルめっき層 4 6 の上に金めっき層 4 7 を形成する。なお、ニッケルめっき層 4 6 および金めっき層 4 7 の厚さは、いずれも、1 ~ 5 μ m 程度であることが好ましい。これによって、外部側接続端子 3 8 が、両面が露出した状態で形成される。

【 0 0 6 6 】

そして、この回路付サスペンション基板 3 1 の外部側接続端子 3 8 では、上記した配線回路基板 1 1 と同様に、図 1 1 に示すように、カバー側開口部 4 2 およびベース側開口部 4 4 の端縁部と導体パターン 3 4 とが交差する交差部分 4 8 における導体パターン 3 4 に、その導体パターン 3 4 が延びる方向と実質的に直交する幅方向に広がる補強部としての幅広部 4 9 が形成されている。

【 0 0 6 7 】

より具体的には、この幅広部 4 9 は、図 1 1 (b) に示すように、各配線 3 4 a、3 4 b、3 4 c および 3 4 d における長手方向に沿って所定の間隔を隔てて交差部分 4 8 に対向する位置にそれぞれ (2 つ) 形成され、各配線 3 4 a、3 4 b、3 4 c および 3 4 d における幅方向に膨出するようなほぼ円形に形成されている。各幅広部 4 9 は、上記した配線回路基板 1 1 の幅広部 2 2 と同様に、その幅方向の最長部分を境として、ほぼ外側半分がカバー層 3 5 およびベース層 3 3

に埋設されるとともに、ほぼ内側半分がカバー側開口部 4 2、ベース側開口部 4 4 および支持基板側開口部 4 3 において露出するように配置されている。これによって、外部側接続端子 3 8 は、各配線 3 4 a、3 4 b、3 4 c および 3 4 d がカバー側開口部 4 2 内と、ベース側開口部 4 4 内および支持基板側開口部 4 3 内との両側端部において幅方向に膨出するダンベル形状としてそれぞれ形成される。

【 0 0 6 8 】

なお、各幅広部 4 9 における幅方向の最長部分の長さや導体パターン 3 4 が延びる方向に沿う長手方向の長さは、上記した配線回路基板 1 1 の幅広部 2 2 と同様でよく、また、その形状も、その幅方向に膨出するような形状であって、通常の幅よりも広く形成されていれば、特にほぼ円形に限定されることはなく、例えば、矩形状などであってもよい。

【 0 0 6 9 】

そして、このような幅広部 4 9 を有する外部側接続端子 3 8 は、上記した導体パターン 3 4 の形成において、幅広部 4 9 を配線回路パターンのパターンニングとともに形成しておき、図 1 0 (h) ~ (k) に示す工程において、カバー層 3 5、支持基板 3 2 およびベース層 3 3 を、その幅広部 4 9 の最長部分が交差部分 4 8 に配置されるように開口することによってカバー側開口部 4 2、支持基板側開口部 4 3 およびベース側開口部 4 4 を形成した後、図 1 0 (i) に示す工程において、それらカバー側開口部 4 2 内と、ベース側開口部 4 4 内および支持基板側開口部 4 3 内とにおいて露出する導体パターン 3 4 の両面に金属めっき層 4 5 を形成することにより、形成すればよい。

【 0 0 7 0 】

このような回路付サスペンション基板 3 1 によれば、カバー側開口部 4 2 およびベース側開口部 4 4 の端縁部と導体パターン 3 4 とが交差する交差部分 4 8 における導体パターン 3 4 には、その導体パターン 3 4 の幅方向に広がる幅広部 4 9 が形成されているので、そのカバー側開口部 4 2 およびベース側開口部 4 4 の端縁部における導体パターン 3 4 の物理的強度を補強することができる。そのため、たとえば、その外部側接続端子 3 8 とリードライト端子 5 4 とをボンディング

グツールにより超音波振動を加えて接続するような場合において、カバー側開口部 4 2 およびベース側開口部 4 4 の端縁部において両面が露出する導体パターン 3 4 に応力が集中しても、その導体パターン 3 4 の断線を有効に防止することができ、接続信頼性を向上させることができる。

【 0 0 7 1 】

また、この回路付サスペンション基板 3 1 においては、図 1 2 に示すように、このようなフライングリードとして形成される外部側接続端子 3 8 において、カバー側開口部 4 2 およびベース側開口部 4 4 の端縁部と導体パターン 3 4 とが交差する交差部分 4 8 におけるカバー層 3 5 に、カバー側開口部 4 2 の端縁部からカバー側開口部 4 2 内の導体パターン 3 4 の上に突出する補強部としてのカバー側突出部 5 0 を形成するとともに、交差部分 4 8 におけるベース層 3 3 にも、ベース側開口部 4 4 の端縁部からベース側開口部 4 4 内の導体パターン 3 4 の上に突出する補強部としてのベース側突出部 5 1 を形成してもよい。

【 0 0 7 2 】

より具体的には、これらカバー側突出部 5 0 およびベース側突出部 5 1 は、図 1 2 (b) に示すように、各配線 3 4 a、3 4 b、3 4 c および 3 4 d における長手方向に沿って所定の間隔を隔てて交差部分 4 8 に対向する位置にそれぞれ (2 つ) 形成され、各配線 3 4 a、3 4 b、3 4 c および 3 4 d が延びる方向に沿ってカバー側開口部 4 2 およびベース側開口部 4 4 の端縁部から内側にそれぞれ突出する凸状に形成されている。各カバー側突出部 5 0 および各ベース側突出部 5 1 は、各配線 3 4 a、3 4 b、3 4 c および 3 4 d に重なり、カバー側開口部 4 2 およびベース側開口部 4 4 の内側に向かって、次第にその重なりが少なくなるような先細状 (平面視略三角形) に形成されており、これによって、外部側接続端子 3 8 は、各配線 3 4 a、3 4 b、3 4 c および 3 4 d がカバー側開口部 4 2 内およびベース側開口部 4 4 内の両側端部において、各カバー側突出部 5 0 および各ベース側突出部 5 1 によって被覆されるような形状に形成される。

【 0 0 7 3 】

なお、各カバー側突出部 5 0 および各ベース側突出部 5 1 における突出長さや基幅は、上記した配線回路基板 1 1 のカバー側突出部 2 5 およびベース側突出部

26と同様でよく、また、その形状も、各配線34a、34b、34cおよび34dが延びる長手方向に重なって突出するような形状であれば、図12(b)に示すような形状に限定されることはなく、例えば、各配線34a、34b、34cおよび34dのライン幅よりもやや広い基幅で、その内側に向かって先細状に突出形成されていてもよく、さらには、略三角形に形成しなくても、例えば、各配線34a、34b、34cおよび34dが延びる長手方向に重なる矩形状に形成してもよい。

【0074】

そして、このようなカバー側突出部50およびベース側突出部51を有する外部側接続端子38は、図10(g)～(i)に示す工程において、カバー側突出部50が形成されるようにカバー層35を開口してカバー側開口部42を形成するとともに、図10(k)に示す工程において、ベース側突出部50が形成されるようにベース層33を開口してベース側開口部44を形成した後、図10(l)に示す工程において、それらカバー側開口部42内およびベース側開口部44内において露出する導体パターン34の両面に金属めっき層45を形成することにより、形成すればよい。

【0075】

このような回路付サスペンション基板31によれば、カバー側開口部42およびベース側開口部44の端縁部と導体パターン43とが交差する交差部分48におけるカバー層35およびベース層33には、カバー側開口部42およびベース側開口部44の端縁部からカバー側開口部42内およびベース側開口部44内の導体パターン34の上に突出するカバー側突出部50およびベース側突出部51がそれぞれ形成されているので、そのカバー側開口部42およびベース側開口部44の端縁部における導体パターン34の物理的強度を補強することができる。そのため、たとえば、その外部側接続端子38とリードライト端子54とをボンディングツールにより超音波振動を加えて接続するような場合において、カバー側開口部42およびベース側開口部44の端縁部において両面が露出する導体パターン34に応力が集中しても、その導体パターン34の断線を有効に防止することができ、接続信頼性を向上させることができる。

【 0 0 7 6 】

なお、この回路付サスペンション基板 3 1 においては、必ずしも、各カバー側突出部 5 0 および各ベース側突出部 5 1 の両方を形成せずとも、例えば、図 1 3 に示すように、カバー側突出部 5 0 のみを形成してもよく、また、例えば、図 1 4 に示すように、ベース側突出部 5 1 のみを形成してもよい。

【 0 0 7 7 】

さらには、図示しないが、上記したように、導体パターン 3 4 に幅広部 4 9 を形成するとともに、カバー層 3 5 にはカバー側突出部 5 0 を、および／または、ベース層 3 3 にはベース側突出部 5 1 を形成してもよい。

【 0 0 7 8 】

また、この回路付サスペンション基板 3 1 では、図 1 5 (a) に示すように、導体パターン 3 4 における外部側接続端子 3 8 が形成される部分を、他の部分に対して支持基板 3 2 側に凹むように形成するとともに、ベース側開口部 4 4 および支持基板側開口部 4 3 を、金属めっき層 4 5 が形成される部分よりも大きく開口形成するようにして、外部側接続端子 3 8 を形成してもよく、そのようにして形成される外部側接続端子 3 8 において、図 1 2 (b) に示すように、カバー側開口部 4 2 およびベース側開口部 4 4 の端縁部と導体パターン 3 4 とが交差する交差部分 4 8 における導体パターン 3 4 に、幅広部 4 9 が形成されるようにしてもよい。

【 0 0 7 9 】

すなわち、このような回路付サスペンション基板 3 1 は、例えば、図 1 6 (a) に示すように、予め用意された支持基板 3 2 上に、上記と同様にして、感光性ポリイミド樹脂前駆体の皮膜 3 3 p を形成した後、図 1 6 (b) に示すように、皮膜 3 3 p を露光する工程において、照射光を全く透過しないフォトマスク 4 0 とは別に、照射光を半透過（平均透過率 1 ～ 9 9 % の範囲）するフォトマスク 5 2 を、皮膜 3 3 p における外部側接続端子 3 8 が形成される部分に対向配置して、そのフォトマスク 5 2 を介して皮膜 3 3 p を露光させて、皮膜 3 3 p における外部側接続端子 3 8 が形成される部分を、他の部分に対してより少ない露光量で露光させ、次いで、図 1 6 (c) および (d) に示すように、上記と同様に、現

像および硬化させることにより、外部側接続端子 3 8 が形成される部分が他の部分よりも厚さの薄いベース層 3 3 を形成する。

【 0 0 8 0 】

なお、このようなフォトマスク 5 2 は、例えば、フォトマスク 5 2 における半透過部分の表面を微細に荒らすことにより、その表面での乱反射成分を増加させて、その部分における透過光成分を減少させるように構成するか、あるいは、例えば、フォトマスク 5 2 における半透過部分の表面に、照射光を吸収するフィルムを貼着して、その半透過部分における透過光成分を減少させるように構成するか、あるいは、例えば、フォトマスク 5 2 における半透過部分の表面に、光透過部分および遮光部分のパターンを形成して、その部分における透過光成分を減少させるように構成すればよい。

【 0 0 8 1 】

さらに、例えば、金属薄膜の遮光パターンが形成されているフォトマスク 5 2 において、半透過部分の表面に、その金属薄膜よりも厚みの薄い金属薄膜を形成して、その半透過部分における透過光成分を減少させるように構成してもよい。すなわち、このようなフォトマスク 5 2 は、例えば、半透過部分には、金属薄膜が形成されていないフォトマスク 5 2（従来のフォトマスク）を形成し、次いで、その半透過部分のみが露出するように、そのフォトマスク 5 2 の上にレジストを形成して、上記の金属薄膜より厚みが薄いクロムなどの金属薄膜を蒸着またはめっきにより形成し、その後、レジストを剥離することにより形成することができる。

【 0 0 8 2 】

これらのうちでは、例えば、図 1 7 に示すように、フォトマスク 5 2 における半透過部分 5 3 の表面に、光透過部分および遮光部分のパターンを形成することが好ましい。すなわち、このようなフォトマスク 5 2 は、例えば、厚さ 2 ~ 5 m m の石英ガラスやソーダガラスなどの板状のガラスからなり、そのガラスにおける半透過部分 5 3 に、透過率がその他の部分の透過率よりも低減するような金属薄膜のパターンが、例えば、まず、ガラスの全面にクロムなどの金属薄膜を蒸着またはめっきした後、その金属薄膜をレーザーや電子ビームなどを用いてパター

ン化することにより形成されている。より具体的には、このような半透過部分 5 3 のパターンは、好ましくは、 $6\ \mu\text{m}$ 以下のピッチ（各光透過部分および各遮光部分の幅）において、その平均透過率が 80%以下、さらには、50%以下の繰り返しパターンとして形成されることが好ましく、図 17 (a) に示すように、縞状のパターンで平均透過率が約 50%のもの、図 17 (b) に示すように、格子状のパターンで平均透過率が約 25%のもの、図 17 (c) に示すように、円形千鳥状のパターンで平均透過率が約 25%のもの、図 17 (d) に示すように、円形千鳥状で平均透過率が約 70%のものなどが用いられる。

【 0 0 8 3 】

なお、上記においては、ネガ型でパターンニングしているが、例えば、ポジ型でパターンニングするには、フォトマスク 5 2 を、半透過部分の照射光の透過率を、その他の部分の照射光の透過率よりも増加させるように構成すればよい。

【 0 0 8 4 】

このようにして形成されるベース層 3 3 の厚さは、例えば、 $2\sim 30\ \mu\text{m}$ 、好ましくは、 $5\sim 20\ \mu\text{m}$ であり、通常、 $10\ \mu\text{m}$ 程度である。そして、ベース層 3 3 における外部側接続端子 3 8 が形成される部分の厚さは、通常、その他の部分の厚みの 80%以下であり、例えば、 $8\ \mu\text{m}$ 以下、さらには、 $5\ \mu\text{m}$ 以下であることが好ましい。厚さが $8\ \mu\text{m}$ 以下であると、上記したように、他の部分の厚さが、通常 $10\ \mu\text{m}$ である場合には、 $2\ \mu\text{m}$ 分について、後の工程において、開口に要する時間の短縮を図ることができる。

【 0 0 8 5 】

なお、ベース層 3 3 における外部側接続端子 3 8 が形成される部分の厚さの下限は、支持基板 3 2 を開口する時に導体パターン 3 4 のバリヤ層として作用し得る最低限の厚さでよく、例えば、 $3\ \mu\text{m}$ 、さらには、 $1\ \mu\text{m}$ 程度でよい。したがって、ベース層 3 3 における外部側接続端子 3 8 が形成される部分の厚さは、例えば、 $0.1\sim 8\ \mu\text{m}$ 、さらには、 $1.0\sim 5\ \mu\text{m}$ であることが好ましい。

【 0 0 8 6 】

次いで、図 16 (e) に示すように、このベース層 3 3 の上に、上記と同様に、所定の配線回路パターンとして導体パターン 3 4 を形成すれば、導体パターン

34は、ベース層33における外部側接続端子38が形成される部分が、ベース層33における他の部分よりも薄く形成されていることから、その上に形成される部分、すなわち、後の工程において金属めっき層45が形成される部分が、導体パターン34における他の部分に対して、支持基板32側にその薄くなった厚さ分凹むように形成される。なお、このような導体パターン34の形成においては、幅広部49を配線回路パターンのパターンニングとともに形成する。

【0087】

次いで、図16(f)～(i)に示すように、上記と同様に、導体パターン34を、カバー層35により被覆するとともに、外部側接続端子38が形成される部分であって、幅広部49の最長部分が交差部分48に配置されるようにカバー側開口部42を形成した後、図16(j)に示すように、支持基板側開口部43を、支持基板32におけるカバー側開口部42に対向する部分よりも大きくなるように形成するとともに、図16(k)に示すように、支持基板側開口部43内において露出しているベース層33に、幅広部49の最長部分が交差部分48に配置されるようにベース側開口部44を形成する。その後、図16(i)に示すように、それらカバー側開口部42内と、ベース側開口部44内および支持基板側開口部43内とにおいて露出する導体パターン34の両面に金属めっき層45を形成する。このようにして形成された金属めっき層45は、その金属めっき層45の周端縁と、ベース側開口部44および支持基板側開口部43の周端縁との間に、所定の間隔が隔てられる。

【0088】

このような方法により回路付サスペンション基板31を製造すると、ベース層33を形成する工程において、導体パターン34を露出させるためのベース側開口部44の厚さをベース層33における他の部分の厚さよりも薄く形成するので、外部側接続端子38を形成する工程において、図16(k)に示すように、ベース層33をエッチングする時には、他の部分の厚さよりも薄くなっている分、導体パターン34を露出させるためのエッチング時間を短縮することができる。そのため、導体パターン34を短時間で露出させることができ、外部側接続端子38を、両面が露出するフライングリードとして効率よく形成することができる。

【 0 0 8 9 】

また、このように形成すれば、ベース側開口部 4 4 および支持基板側開口部 4 3 が、導体パターン 3 4 の露出部分よりも大きく開口形成されているので、金属めっき層 4 5 の周端縁と、ベース側開口部 4 4 および支持基板側開口部 4 3 の周端縁との間には、所定の間隔が設けられる。そのため、例えば、接続信頼性を向上させるべく金属めっき層 4 5 を厚く形成しても、金属めっき層 4 5 と支持基板 3 2 とが接触することがなく、金属めっき層 4 5 と支持基板 3 2 との間の接触による短絡を確実に防止することができる。そのため、回路付サスペンション基板 3 2 の接続信頼性および耐電圧特性の向上を図ることができる。

【 0 0 9 0 】

なお、この回路付サスペンション基板 3 1 においては、金属めっき層 4 5 の周端縁と支持基板側開口部 4 3 の周端縁との間の間隔を、少なくとも $1 \mu\text{m}$ 以上、好ましくは、 $2 \sim 100 \mu\text{m}$ 程度として形成することが好ましい。

【 0 0 9 1 】

また、このように形成すれば、導体パターン 3 4 における金属めっき層 4 5 が形成される部分が、支持基板 3 2 側に凹むように形成されるので、支持基板 3 2 の表面から金属めっき層 4 5 の表面までの距離が、他の部分に対して凹んだ分だけ短くなり、金属めっき層 4 5 が、その分、支持基板 3 2 の外側よりに配置される。そのため、例えば、リード・ライト基板 3 9 のリードライト端子 5 4 との接続において、金属めっき層 4 5 にリードライト端子 5 4 を重ね合わせて、ボンディングツールにより超音波振動を加えて接続するような場合においては、良好な圧着性を確保することができ、接続信頼性をより一層向上させることができる。

【 0 0 9 2 】

なお、この回路付サスペンション基板 3 1 においては、金属めっき層 4 5 の表面と、ベース層 3 3 および支持基板 3 2 の界面との間の厚さ方向における間隔が、 $\pm 6 \mu\text{m}$ 、さらには、 $\pm 2 \mu\text{m}$ となるように形成することが好ましい。

【 0 0 9 3 】

また、この回路付サスペンション基板 3 1 においては、図 1 8 に示すように、

このようなフライングリードとして形成される外部側接続端子 3 8 において、カバー側開口部 4 2 およびベース側開口部 4 4 の端縁部と導体パターン 3 4 とが交差する交差部分 4 8 におけるカバー層 3 5 に、上記と同様に、カバー側開口部 4 2 の端縁部からカバー側開口部 4 2 内の導体パターン 3 4 の上に突出する補強部としてのカバー側突出部 5 0 を形成するとともに、交差部分 4 8 におけるベース層 3 3 にも、ベース側開口部 4 4 の端縁部からベース側開口部 4 4 内の導体パターン 3 4 の上に突出する補強部としてのベース側突出部 5 1 を形成してもよい。

【 0 0 9 4 】

より具体的には、これらカバー側突出部 5 0 およびベース側突出部 5 1 は、図 1 8 (b) に示すように、各配線 3 4 a、3 4 b、3 4 c および 3 4 d における長手方向に沿って所定の間隔を隔てて交差部分 4 8 に対向する位置にそれぞれ (2 つ) 形成され、各配線 3 4 a、3 4 b、3 4 c および 3 4 d が延びる方向に沿ってカバー側開口部 4 2 およびベース側開口部 4 4 の端縁部から内側にそれぞれ突出する凸状に形成されている。各カバー側突出部 5 0 および各ベース側突出部 5 1 は、各配線 3 4 a、3 4 b、3 4 c および 3 4 d に重なり、カバー側開口部 4 2 およびベース側開口部 4 4 の内側に向かって、次第にその重なりが少なくなるような先細状 (平面視略三角形状) に形成されており、これによって、外部側接続端子 3 8 は、各配線 3 4 a、3 4 b、3 4 c および 3 4 d がカバー側開口部 4 2 内およびベース側開口部 4 4 内の両側端部において、各カバー側突出部 5 0 および各ベース側突出部 5 1 によって被覆されるような形状に形成される。

【 0 0 9 5 】

なお、各カバー側突出部 5 0 および各ベース側突出部 5 1 における突出長さや基幅は、上記した配線回路基板 1 1 のカバー側突出部 2 5 およびベース側突出部 2 6 と同様でよく、また、その形状も、各配線 3 4 a、3 4 b、3 4 c および 3 4 d が延びる長手方向に重なって突出するような形状であれば、図 1 8 (b) に示すような形状に限定されることはなく、例えば、各配線 3 4 a、3 4 b、3 4 c および 3 4 d のライン幅よりもやや広い基幅で、その内側に向かって先細状に突出形成されていてもよく、さらには、略三角形状に形成しなくても、例えば、各配線 3 4 a、3 4 b、3 4 c および 3 4 d が延びる長手方向に重なる矩形状に

形成してもよい。

【0096】

なお、図18に示す回路付サスペンション基板31では、カバー側開口部42の開口面積に対して、ベース側開口部44の開口面積が広く形成されているため、図18(a)に示すように、カバー側突出部50に対してベース側突出部51が、その分、突出長さが長くなるように形成される。

【0097】

そして、このようなカバー側突出部50およびベース側突出部51を有する外部側接続端子38は、図16(g)～(i)に示す工程において、カバー側突出部50が形成されるようにカバー層35を開口してカバー側開口部42を形成するとともに、図16(k)に示す工程において、ベース側突出部50が形成されるようにベース層33を開口してベース側開口部44を形成した後、図16(l)に示す工程において、それらカバー側開口部42内およびベース側開口部44内において露出する導体パターン34の両面に金属めっき層45を形成することにより、形成すればよい。

【0098】

なお、この回路付サスペンション基板31においても、上記と同様に、必ずしも、各カバー側突出部50および各ベース側突出部51の両方を形成せずとも、例えば、図19に示すように、カバー側突出部50のみを形成してもよく、また、例えば、図20に示すように、ベース側突出部51のみを形成してもよい。

【0099】

さらには、図示しないが、上記したように、導体パターン34に幅広部49を形成するとともに、カバー層35にはカバー側突出部50を、および/または、ベース層33にはベース側突出部51を形成してもよい。

【0100】

なお、以上の説明においては、外部側接続端子38をフライングリードとして形成する場合について説明したが、この回路付サスペンション基板31においては、磁気ヘッド側接続端子37も、外部側接続端子38と同様のフライングリードとして形成されている。

【 0 1 0 1 】

【実施例】

以下に実施例を示し、本発明をさらに具体的に説明するが、本発明は、何ら実施例に限定されることはない。

【 0 1 0 2 】

実施例 1

厚さ $20\ \mu\text{m}$ のステンレス箔 (SUS304 H-TA) の上に、感光性ポリイミド樹脂前駆体の溶液を、乾燥後の厚さが $24\ \mu\text{m}$ となるように塗布した後、 130°C で乾燥することにより、感光性ポリイミド樹脂前駆体の皮膜を形成した (図 16 (a) 参照)。次いで、皮膜を、フォトマスクを介して露光 ($405\ \text{nm}$ 、 $1500\ \text{mJ}/\text{cm}^2$) させ (図 16 (b) 参照)、露光部分を 180°C に加熱した後、アルカリ現像液を用いて現像することにより、その皮膜をネガ型の画像でパターン化した (図 16 (c) 参照)。次いで、パターン化された感光性ポリイミド樹脂前駆体の皮膜を、 350°C で加熱して、硬化 (イミド化) させ、これによって、厚さ $10\ \mu\text{m}$ のポリイミド樹脂からなるベース層を所定のパターンで形成した (図 16 (d) 参照)。

【 0 1 0 3 】

また、このベース層の形成においては、露光する時に、光透過部分および遮光部分が、 $6\ \mu\text{m}$ 以下のピッチで金属薄膜の格子状の繰り返しパターンとして形成されているフォトマスク (図 17 (b) に示す、平均透過率が約 25% フォトマスク 52 に相当する。) を、皮膜において、後の工程において開口され、外部側接続端子が形成される部分の上に配置して、このフォトマスクを介して皮膜を露光させて、皮膜における外部側接続端子が形成される部分の露光量が、他の部分の露光量よりも低減するように露光させた (図 16 (b) 参照)。そのため、これを現像および硬化させた後においては、ベース層における他の部分の厚さが $10\ \mu\text{m}$ であるところ、その外部側接続端子が形成される部分の厚さを $2\ \mu\text{m}$ として形成することができた (図 16 (d) 参照)。

【 0 1 0 4 】

次いで、ステンレス箔およびベース層の全面に、下地として、厚さ $300\ \text{\AA}$ の

クロム薄膜と厚さ700Åの銅薄膜とをスパッタ蒸着法によって順次形成した後、所定の配線パターンと逆パターンのめっきレジストを、ドライフィルムレジストを用いて形成し、そして、電解銅めっきにより、ベース層におけるめっきレジストが形成されていない部分に、所定の配線パターンの導体パターンを、セミアディティブ法により形成した(図16(e)参照)。このようにして形成された導体パターンは、ベース層における外部側接続端子が形成される部分が、ベース層における他の部分よりも薄く形成されているので、導体パターンにおける外部側接続端子が形成される部分が、導体パターンにおける他の部分に対して、ステンレス箔側に、厚さ方向において約8μm凹むようにして形成された。なお、この導体パターンの厚さは10μmで、そのパターンを、各配線の幅110μm、各配線間の間隔が200μmの、互いに所定の間隔を隔てて平行状に配置される4本の配線パターンとして形成した。

【0105】

さらに、各配線には、次に開口形成するカバー開口部およびベース側開口部の端縁部との交差部分(各配線について2箇所)において、各配線が延びる方向と実質的に直交する幅方向に広がる略円形の幅広部(図15(b)参照)を、幅方向の最長部分の長さ230μmで、長手方向の長さ100μmで形成した。

【0106】

その後、めっきレジストを、化学エッチングによって除去した後、めっきレジストが形成されていたクロム薄膜および銅薄膜を、化学エッチングにより除去した。

【0107】

次いで、導体パターンの表面、および、ステンレス箔の表面に、無電解ニッケルめっきによって、厚さ0.1μmの硬質のニッケル薄膜を形成した後、ニッケル薄膜およびベース層の上に、感光性ポリイミド樹脂前駆体の溶液を塗布した後、130℃で加熱することにより、感光性ポリイミド樹脂前駆体の皮膜を形成した(図16(f)参照)。次いで、皮膜をフォトマスクを介して露光(405nm、1500mJ/cm²)させ(図16(g)参照)、露光部分を180℃に加熱した後、アルカリ現像液を用いて現像することにより、この皮膜によって導

体層が被覆されるようにパターン化した（図 1 6（h）参照）。次いで、パターン化された感光性ポリイミド樹脂前駆体の皮膜を、350℃で加熱して、硬化（イミド化）させ、これによって、厚さ3μmのポリイミド樹脂からなるカバー層を、導体層の上に形成した（図 1 6（i）参照）。

【0108】

なお、このカバー層の形成においては、パターン化する時に、導体パターンにおける外部側接続端子が形成される部分のニッケル薄膜が露出するようにカバー側開口部を形成した。

【0109】

次いで、外部側接続端子を、両面が露出する状態で形成した。すなわち、まず、ステンレス箔におけるカバー側開口部に対向する部分に、ベース層が露出するように、そのカバー側開口部よりも大きな支持基板側開口部を形成した（図 1 6（j）参照）。この支持基板側開口部は、ステンレス箔における支持基板側開口部を形成する部分以外をすべてマスキングした後に、化学エッチングすることにより形成した。なお、この支持基板側開口部の形成と同時に、化学エッチングによりジンバルを所定の形状に切り抜いた。

【0110】

次いで、カバー側開口部内に露出しているニッケル薄膜を剥離するとともに、ステンレス箔の上に形成されているニッケル薄膜を剥離した。

【0111】

そして、ステンレス箔の支持基板側開口部内において露出しているベース層を開口して、導体パターンの裏面に形成される下地が露出するようにベース側開口部を形成した（図 1 6（k）参照）。このベース側開口部は、プラズマエッチングにより形成した。プラズマエッチングでは、ステンレス箔をマスクとして、そのステンレス箔の支持基板側開口部に露出するベース層全体を、封入ガスとして、 CF_4 と O_2 との混合ガス（ $CF_4/O_2 = 20/80$ ）を用い、ガス圧（真空度）25Pa、周波数13.5MHz、処理電力2500Wの条件下において、約2分間処理した。

【0112】

このようにして形成されるベース側開口部は、支持基板側開口部と同じ大きさおよび形で形成され、ベース側開口部に露出する下地の周端縁と、ベース側開口部および支持基板側開口部の周端縁との間には、約 $50 \mu\text{m}$ の間隔が設けられた。

【0113】

その後、ベース側開口部に露出する下地を剥離することによって、導体パターンの裏面を露出させた。次いで、このように露出している導体パターンの両面に、金属めっき層を、電解ニッケルめっきと電解金めっきとを順次行なって、厚さ $2 \mu\text{m}$ のニッケルめっき層および厚さ $1 \mu\text{m}$ の金めっき層を形成することによって形成した（図16（1）参照）。

【0114】

このようにして形成された裏面側の金属めっき層は、その表面が、ベース層とステンレス箔との界面に対して、厚さ方向で、 $\pm 2 \mu\text{m}$ で形成され、かつ、その金属めっき層の周端縁と、ベース側開口部および支持基板側開口部の周端縁との間に、 $47 \mu\text{m}$ の間隔が隔てられるように形成された。

【0115】

これによって、各配線に幅広部が形成される導体パターンのフライングリードとして、外部側接続端子が形成されている回路付サスペンション基板を得た（図15参照）。

【0116】

実施例2

導体パターンの各配線に幅広部を形成することに代えて、ベース層を開口形成してベース側開口部を形成する工程（図16（k）参照）において、各配線との交差部分（各配線について2箇所）において、ベース層に、ベース側開口部の端縁部からベース側開口部内の導体パターンの上に突出する平面視略三角形のベース側突出部を、基幅 $110 \mu\text{m}$ および突出長さ $200 \mu\text{m}$ で形成した以外は、実施例1と同様の操作により、各配線の露出端部がベース側突出部によって被覆されている導体パターンのフライングリードとして、外部側接続端子が形成されている回路付サスペンション基板を得た（図20参照）。

【 0 1 1 7 】

比較例 1

導体パターンの各配線に幅広部を形成しない以外は、実施例 1 と同様の操作により、フライングリードとして外部側接続端子が形成されている回路付サスペンション基板を得た（図 2 1 参照）。

【 0 1 1 8 】

評価

実施例 1、2 および比較例 1 で得られた回路付サスペンション基板の外部側接続端子を、金パッドからなる外部端子に、ボンディングツールを用いて超音波振動を加えて接続した後、ピール剥離試験を行ない、接続強度を測定した。

【 0 1 1 9 】

その結果を、表 1 に示す。なお、実施例 1 および 2 の回路付サスペンション基板については、導体パターンの破壊は、いずれもカバー層およびベース層に被覆されている部分で生じた。

【 0 1 2 0 】

【表 1】

	実施例 1	実施例 2	比較例 1
ピール剥離試験強度 (mN)	540	590	490

【発明の効果】

以上述べたように、本発明の配線回路基板によれば、開口部の端縁部と導体パターンとの交差部分において、第 1 絶縁層、第 2 絶縁層および導体パターンの少なくともいずれかに、開口部の端縁部における導体パターンを補強するための補強部が形成されているので、その開口部の端縁部における導体パターンの物理的強度を補強することができる。そのため、たとえば、その端子部と外部端子とをボンディングツールにより超音波振動を加えて接続するような場合において、開

口部の端縁部において両面が露出する導体パターンに応力が集中しても、その導体パターンの断線を有効に防止することができ、接続信頼性を向上させることができる。

【0121】

そのため、本発明の配線回路基板は、導体パターンの両面が露出するいわゆるフライングリードとして形成しても、接続信頼性が高く、回路付サスペンション基板として好適に用いることができる。

【図面の簡単な説明】

【図1】

本発明の配線回路基板の一実施形態（幅広部が形成される態様）であって、（a）は、その端子部における要部断面図、（b）は、その端子部における平面図である。

【図2】

図1（b）に示す平面図の拡大図である。

【図3】

図1に示す配線回路基板の製造方法を示す工程図であって、
（a）は、ベース層の上に導体パターンを形成する工程、
（b）は、導体パターンの上に、ベース層を形成する工程、
（c）は、カバー層における端子部が形成される部分にカバー側開口部を開口形成する工程、
（d）は、ベース層における端子部が形成される部分にベース側開口部を開口形成する工程、
（e）は、カバー側開口部内およびベース側開口部内に露出した導体パターンの表面および裏面に金属めっき層を形成する工程を示す。

【図4】

本発明の配線回路基板の他の実施形態（カバー側突出部およびベース側突出部が形成される態様）であって、（a）は、その端子部における要部断面図、（b）は、その端子部における平面図である。

【図 5】

図 4 (b) に示す平面図の拡大図である。

【図 6】

図 4 (b) に示す平面図の他の実施形態の拡大図である。

【図 7】

図 4 (a) に示す配線回路基板の他の実施形態 (カバー側突出部のみが形成されている態様) を示す要部断面図である。

【図 8】

図 4 (a) に示す配線回路基板の他の実施形態 (ベース側突出部のみが形成されている態様) を示す要部断面図である。

【図 9】

本発明の配線回路基板の一実施形態としての回路付サスペンション基板の平面図である。

【図 1 0】

図 9 に示す回路付サスペンション基板の製造方法を示す工程図であって、

- (a) は、支持基板の上に感光性ポリイミド樹脂前駆体の皮膜を形成する工程、
- (b) は、その皮膜をフォトマスクを介して露光させる工程、
- (c) は、その皮膜を現像することにより所定のパターンとする工程、
- (d) は、パターン化された皮膜を硬化させてベース層を形成する工程、
- (e) は、ベース層の上に導体パターンを形成する工程、
- (f) は、導体パターンの上に感光性ポリイミド樹脂前駆体の皮膜を形成する工程、
- (g) は、その皮膜をフォトマスクを介して露光させる工程、
- (h) は、その皮膜を現像することにより所定のパターンとする工程、
- (i) は、パターン化された皮膜を硬化させてカバー層を形成する工程、
- (j) は、支持基板における外部側接続端子が形成される部分を開口する工程、
- (k) は、ベース層における外部側接続端子が形成される部分を開口する工程、
- (l) は、露出している導体パターンの両面に金属めっき層を形成する工程を示す。

【図 1 1】

図 9 に示す回路付サスペンション基板の一実施形態（幅広部が形成される態様）であって、（a）は、その外部側接続端子における要部断面図、（b）は、その外部側接続端子における平面図である。

【図 1 2】

図 9 に示す回路付サスペンション基板の一実施形態（カバー側突出部およびベース側突出部が形成される態様）であって、（a）は、その外部側接続端子における要部断面図、（b）は、その外部側接続端子における平面図である。

【図 1 3】

図 1 2（a）に示す回路付サスペンション基板の他の実施形態（カバー側突出部のみが形成されている態様）を示す要部断面図である。

【図 1 4】

図 1 2（a）に示す回路付サスペンション基板の他の実施形態（ベース側突出部のみが形成されている態様）を示す要部断面図である。

【図 1 5】

図 9 に示す回路付サスペンション基板の一実施形態（導体パターンが凹状で、かつ、幅広部が形成される態様）であって、（a）は、その外部側接続端子における要部断面図、（b）は、その外部側接続端子における平面図である。

【図 1 6】

図 1 5 に示す回路付サスペンション基板の製造方法を示す工程図であって、
 （a）は、支持基板の上に感光性ポリイミド樹脂前駆体の皮膜を形成する工程、
 （b）は、その皮膜をフォトマスクを介して露光させる工程、
 （c）は、その皮膜を現像することにより所定のパターンとする工程、
 （d）は、パターン化された皮膜を硬化させてベース層を形成する工程、
 （e）は、ベース層の上に導体パターンを形成する工程、
 （f）は、導体パターンの上に感光性ポリイミド樹脂前駆体の皮膜を形成する工程、
 （g）は、その皮膜をフォトマスクを介して露光させる工程、
 （h）は、その皮膜を現像することにより所定のパターンとする工程、

(i) は、パターン化された皮膜を硬化させてカバー層を形成する工程、
 (j) は、支持基板における外部側接続端子が形成される部分を開口する工程、
 (k) は、ベース層における外部側接続端子が形成される部分を開口する工程、
 (l) は、露出している導体パターンの両面に金属めっき層を形成する工程
 を示す。

【図 1 7】

図 1 6 (b) において、皮膜を露光させるために用いるフォトマスクの一実施形態の概略平面図であって、

(a) は、半透過部が縞状のパターンで平均透過率が約 5 0 % のもの、
 (b) は、半透過部が格子状のパターンで平均透過率が約 2 5 % のもの、
 (c) は、半透過部が円形千鳥状のパターンで平均透過率が約 2 5 % のもの、
 (d) は、半透過部が円形千鳥状のパターンで平均透過率が約 7 0 % のもの、
 をそれぞれ示す。

【図 1 8】

図 9 に示す回路付サスペンション基板の一実施形態（導体パターンが凹状で、かつ、カバー側突出部およびベース側突出部が形成される態様）であって、(a) は、その外部側接続端子における要部断面図、(b) は、その外部側接続端子における平面図である。

【図 1 9】

図 1 8 (a) に示す回路付サスペンション基板の他の実施形態（ベース側突出部のみが形成されている態様）を示す要部断面図である。

【図 2 0】

図 1 8 (a) に示す回路付サスペンション基板の他の実施形態（ベース側突出部のみが形成されている態様）を示す要部断面図である。

【図 2 1】

従来の回路付サスペンション基板であって、(a) は、その端子部における要部断面図、(b) は、その端子部における平面図である。


【符号の説明】

1 1 配線回路基板


- 1 2 ベース層
- 1 3 導体パターン
- 1 4 カバー層
- 1 6 端子部
- 1 7 カバー側開口部
- 1 8 ベース側開口部
- 2 1 交差部分
- 2 2 幅広部
- 2 5 カバー側突出部
- 2 6 ベース側突出部
- 3 1 回路付サスペンション基板
- 3 2 支持基板
- 3 3 ベース層
- 3 4 導体パターン
- 3 5 カバー層
- 3 8 外部側接続端子部
- 4 2 カバー側開口部
- 4 3 支持基板側開口部
- 4 4 ベース側開口部
- 4 8 交差部分
- 4 9 幅広部
- 5 0 カバー側突出部
- 5 1 ベース側突出部

【書類名】 図面


【図 1】




【图 2】




【図 3】




【図4】




【図5】




【图 6】




【图 7】




【图 8】




【图 9】





【図 1 0】




【图 11】




【図 12】




【 図 1 3 】




【 図 1 4 】




【 図 1 5 】




【图 1 6】




【图 1 7】




【 図 1 8 】





【图 1 9】



【图 2 0】



【 図 2 1 】



【書類名】 要約書

【要約】

【課題】 簡易な構成により、端子部をフライングリードとして形成し、両面が露出される導体パターンの強度を確保して、その導体パターンの断線を有効に防止することのできる配線回路基板を提供すること。

【解決手段】 導体パターン 3 4 の両面が露出するフライングリードとして形成されている端子部 1 6 を有する配線回路基板 1 1 において、端子部 1 6 におけるカバー側開口部 1 7 およびベース側開口部 1 8 の端縁部と導体パターン 1 3 とが交差する交差部分 2 1 において、導体パターン 1 3 に幅広部 2 2 を形成するか、あるいは、カバー層 3 5 およびベース層 3 3 にカバー側突出部 2 5 およびベース側突出部 2 6 を形成する。

【選択図】 図 1

出願人履歴情報

識別番号 [000003964]

1. 変更年月日 1990年 8月31日
[変更理由] 新規登録
住所 大阪府茨木市下穂積1丁目1番2号
氏名 日東電工株式会社

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 15




FIG. 16




FIG. 17




FIG. 18




FIG. 19




FIG. 20






FIG. 21



PRIOR ART

PATENT APPLICATION SERIAL NO. _____

U.S. DEPARTMENT OF COMMERCE
PATENT AND TRADEMARK OFFICE
FEE RECORD SHEET

07/19/2002 WABRHAM1 00000083 10195392

01 FC:101	740.00 OP
02 FC:102	252.00 OP

PTO-1556
(5/87)

Please type a plus sign (+) inside the box →

PTO/SB/05 (03-01)

Approved through 10/31/2002. OMB 0651-0032
U.S. Patent and Trademark Office U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

07/16/02
JC953 U.S. PTO

PTO
10195392
07/16/02

UTILITY PATENT APPLICATION TRANSMITTAL

(Only for new nonprovisional applications under 37 C.F.R. 1.53(b))

Attorney Docket No.	30015280.0001
First Inventor	Makoto Komatsubara
Title	WIRED CIRCUIT BOARD
Express Mail Label No.	

APPLICATION ELEMENTS

See MPEP chapter 600 concerning utility patent application contents.

ADDRESS TO: Assistant Commissioner for Patents
Box Patent Application
Washington, DC 20231

- 1. Fee Transmittal Form (e.g., PTO/SB/17)
(Submit an original and a duplicate for fee processing)
- 2. Applicant claims small entity status.
See 37 CFR 1.27.
- 3. Specification [Total Pages]
(preferred arrangement set forth below)
 - Descriptive title of the Invention
 - Cross Reference to Related Applications
 - Statement Regarding Fed sponsored R & D
 - Reference to sequence listing, a table, or a computer program listing appendix
 - Background of the Invention
 - Brief Summary of the Invention
 - Brief Description of the Drawings (if filed)
 - Detailed Description
 - Claim(s)
 - Abstract of the Disclosure
- 4. Drawing(s) (35 U.S.C. 113) [Total Sheets]
- 5. Oath or Declaration [Total Pages]
 - a. Newly executed (original or copy)
 - b. Copy from a prior application (37 CFR 1.63 (d))
(for a continuation/divisional with Box 18 completed)
 - i. **DELETION OF INVENTOR(S)**
Signed statement attached deleting inventor(s) named in the prior application, see 37 CFR 1.63(d)(2) and 1.33(b).
- 6. Application Data Sheet. See 37 CFR 1.76

- 7. CD-ROM or CD-R in duplicate, large table or Computer Program (*Appendix*)
- 8. Nucleotide and/or Amino Acid Sequence Submission (*if applicable, all necessary*)
 - a. Computer Readable Form (CRF)
 - b. Specification Sequence Listing on:
 - i. CD-ROM or CD-R (2 copies); or
 - ii. paper
 - c. Statements verifying identity of above copies

ACCOMPANYING APPLICATIONS PARTS


- 9. Assignment Papers (cover sheet & document(s))
- 10. 37 C.F.R. §3.73(b) Statement of Attorney (*when there is an assignee*) Power of Attorney
- 11. English Translation Document (*if applicable*)
- 12. Information Disclosure Statement (IDS)/PTO-1449 Copies of IDS Citations
- 13. Preliminary Amendment
- 14. Return Receipt Postcard (MPEP 503) (*Should be specifically itemized*)
- 15. Certified Copy of Priority Document(s) (*if foreign priority is claimed*)
- 16. Nonpublication Request under 35 U.S.C. 122 (b)(2)(B)(i). Applicant must attach form PTO/SB/35 or its equivalent.
- 17. Other:

18. If a CONTINUING APPLICATION, check appropriate box, and supply the requisite information below and in a preliminary amendment, or in an Application Data Sheet under 37 CFR 1.76:

Continuation Divisional Continuation-in-part (CIP) of prior application No: _____ /
 Prior application information: Examiner _____ Group / Art Unit: _____

For CONTINUING or DIVISIONAL APPS only: The entire disclosure of the prior application, from which an oath or declaration is supplied under Box 5b, is considered a part of the disclosure of the accompanying or divisional application and is hereby incorporated by reference. The incorporation can only be relied upon when a portion has been inadvertently omitted from the submitted application parts.

17. CORRESPONDENCE ADDRESS

Customer Number or Bar Code Label  or Correspondence address below
 (Insert Customer Number or Bar Code label here)

Name: **30412**
PATENT TRADEMARK OFFICE

Address: _____

City: _____ State: _____ Zip Code: _____

Country: _____ Telephone: _____ Fax: _____

Name (Print/Type)	Jean C. Edwards	Registration No. (Attorney/Agent)	41,728
Signature	<i>Jean C. Edwards</i>	Date	July 16, 2002

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

Under the Paperwork Reduction Act of 1995, persons are required to respond to a collection of information that displays a valid OMB control number.

<h1 style="margin: 0;">FEE TRANSMITTAL</h1> <h2 style="margin: 0;">for FY 2002</h2> <p style="font-size: small; margin-top: 10px;">Patent fees are subject to annual revision.</p>	<p><i>Complete if Known</i></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Application Number</td> <td>Not yet assigned</td> </tr> <tr> <td>Filing Date</td> <td>July 16, 2002</td> </tr> <tr> <td>First Named Inventor</td> <td>Makoto Komatsubara</td> </tr> <tr> <td>Examiner Name</td> <td>Not yet assigned</td> </tr> <tr> <td>Group / Art Unit</td> <td>Not yet assigned</td> </tr> <tr> <td>Attorney Docket No.</td> <td>30015280.0001</td> </tr> </table>	Application Number	Not yet assigned	Filing Date	July 16, 2002	First Named Inventor	Makoto Komatsubara	Examiner Name	Not yet assigned	Group / Art Unit	Not yet assigned	Attorney Docket No.	30015280.0001
Application Number	Not yet assigned												
Filing Date	July 16, 2002												
First Named Inventor	Makoto Komatsubara												
Examiner Name	Not yet assigned												
Group / Art Unit	Not yet assigned												
Attorney Docket No.	30015280.0001												
<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30%;">TOTAL AMOUNT OF PAYMENT</td> <td style="width: 10%;">(\$)</td> <td style="width: 60%;">1032</td> </tr> </table>	TOTAL AMOUNT OF PAYMENT	(\$)	1032										
TOTAL AMOUNT OF PAYMENT	(\$)	1032											

<p>METHOD OF PAYMENT (check one)</p> <p>1. <input checked="" type="checkbox"/> The Commissioner is hereby authorized to charge indicated fees and credit any over payments to:</p> <p>Deposit Account Number: 19-3140</p> <p>Deposit Account Name: SONNENSCHN NATH & ROSENTHAL</p> <p><input checked="" type="checkbox"/> Charge Any Additional Fee Required Under 37 CFR 1.16 and 1.17</p> <p><input type="checkbox"/> Applicant claims small entity status. See 37 CFR 1.27</p> <p>2. <input checked="" type="checkbox"/> Payment Enclosed:</p> <p><input checked="" type="checkbox"/> Check <input type="checkbox"/> Credit card <input type="checkbox"/> Money Order <input type="checkbox"/> Other</p>	<p>FEE CALCULATION (continued)</p> <p>3. ADDITIONAL FEES</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th>Fee Code</th> <th>Large Entity Fee (\$)</th> <th>Small Entity Fee Code</th> <th>Small Entity Fee (\$)</th> <th>Fee Description</th> <th>Fee Paid</th> </tr> </thead> <tbody> <tr><td>105</td><td>130</td><td>205</td><td>65</td><td>Surcharge - late filing fee or oath</td><td></td></tr> <tr><td>127</td><td>50</td><td>227</td><td>25</td><td>Surcharge - late provisional filing fee or cover sheet.</td><td></td></tr> <tr><td>139</td><td>130</td><td>139</td><td>130</td><td>Non-English specification</td><td></td></tr> <tr><td>147</td><td>2,520</td><td>147</td><td>2,520</td><td>For filing a request for reexamination</td><td></td></tr> <tr><td>112</td><td>920*</td><td>112</td><td>920*</td><td>Requesting publication of SIR prior to Examiner action</td><td></td></tr> <tr><td>113</td><td>1,840*</td><td>113</td><td>1,840*</td><td>Requesting publication of SIR after Examiner action</td><td></td></tr> <tr><td>115</td><td>110</td><td>215</td><td>55</td><td>Extension for reply within first month</td><td></td></tr> <tr><td>116</td><td>400</td><td>216</td><td>200</td><td>Extension for reply within second month</td><td></td></tr> <tr><td>117</td><td>920</td><td>217</td><td>460</td><td>Extension for reply within third month</td><td></td></tr> <tr><td>118</td><td>1,440</td><td>218</td><td>720</td><td>Extension for reply within fourth month</td><td></td></tr> <tr><td>128</td><td>1,960</td><td>228</td><td>980</td><td>Extension for reply within fifth month</td><td></td></tr> <tr><td>119</td><td>320</td><td>219</td><td>160</td><td>Notice of Appeal</td><td></td></tr> <tr><td>120</td><td>320</td><td>220</td><td>160</td><td>Filing a brief in support of an appeal</td><td></td></tr> <tr><td>121</td><td>280</td><td>221</td><td>140</td><td>Request for oral hearing</td><td></td></tr> <tr><td>138</td><td>1,510</td><td>138</td><td>1,510</td><td>Petition to institute a public use proceeding</td><td></td></tr> <tr><td>140</td><td>110</td><td>240</td><td>55</td><td>Petition to revive - unavoidable</td><td></td></tr> <tr><td>141</td><td>1,280</td><td>241</td><td>640</td><td>Petition to revive - unintentional</td><td></td></tr> <tr><td>142</td><td>1,280</td><td>242</td><td>640</td><td>Utility issue fee (or reissue)</td><td></td></tr> <tr><td>143</td><td>460</td><td>243</td><td>230</td><td>Design issue fee</td><td></td></tr> <tr><td>144</td><td>620</td><td>244</td><td>310</td><td>Plant issue fee</td><td></td></tr> <tr><td>122</td><td>130</td><td>122</td><td>130</td><td>Petitions to the Commissioner</td><td></td></tr> <tr><td>123</td><td>50</td><td>123</td><td>50</td><td>Processing fee under 37 CFR 1.17 (q)</td><td></td></tr> <tr><td>126</td><td>180</td><td>126</td><td>180</td><td>Submission of Information Disclosure Stmt</td><td></td></tr> <tr><td>581</td><td>40</td><td>581</td><td>40</td><td>Recording each patent assignment per property (times number of properties)</td><td>40</td></tr> <tr><td>146</td><td>740</td><td>246</td><td>370</td><td>Filing a submission after final rejection (37 CFR § 1.129(a))</td><td></td></tr> <tr><td>149</td><td>740</td><td>249</td><td>370</td><td>For each additional invention to be examined (37 CFR § 1.129(b))</td><td></td></tr> <tr><td>179</td><td>740</td><td>279</td><td>370</td><td>Request for Continued Examination (RCE)</td><td></td></tr> <tr><td>169</td><td>900</td><td>169</td><td>900</td><td>Request for expedited examination of a design application</td><td></td></tr> <tr><td colspan="5">Other fee (specify)</td><td></td></tr> <tr><td colspan="5">*Reduced by Basic Filing Fee Paid</td><td></td></tr> <tr> <td colspan="4" style="text-align: right;">SUBTOTAL (3)</td> <td></td> <td style="text-align: center;">(\$) 40</td> </tr> </tbody> </table>	Fee Code	Large Entity Fee (\$)	Small Entity Fee Code	Small Entity Fee (\$)	Fee Description	Fee Paid	105	130	205	65	Surcharge - late filing fee or oath		127	50	227	25	Surcharge - late provisional filing fee or cover sheet.		139	130	139	130	Non-English specification		147	2,520	147	2,520	For filing a request for reexamination		112	920*	112	920*	Requesting publication of SIR prior to Examiner action		113	1,840*	113	1,840*	Requesting publication of SIR after Examiner action		115	110	215	55	Extension for reply within first month		116	400	216	200	Extension for reply within second month		117	920	217	460	Extension for reply within third month		118	1,440	218	720	Extension for reply within fourth month		128	1,960	228	980	Extension for reply within fifth month		119	320	219	160	Notice of Appeal		120	320	220	160	Filing a brief in support of an appeal		121	280	221	140	Request for oral hearing		138	1,510	138	1,510	Petition to institute a public use proceeding		140	110	240	55	Petition to revive - unavoidable		141	1,280	241	640	Petition to revive - unintentional		142	1,280	242	640	Utility issue fee (or reissue)		143	460	243	230	Design issue fee		144	620	244	310	Plant issue fee		122	130	122	130	Petitions to the Commissioner		123	50	123	50	Processing fee under 37 CFR 1.17 (q)		126	180	126	180	Submission of Information Disclosure Stmt		581	40	581	40	Recording each patent assignment per property (times number of properties)	40	146	740	246	370	Filing a submission after final rejection (37 CFR § 1.129(a))		149	740	249	370	For each additional invention to be examined (37 CFR § 1.129(b))		179	740	279	370	Request for Continued Examination (RCE)		169	900	169	900	Request for expedited examination of a design application		Other fee (specify)						*Reduced by Basic Filing Fee Paid						SUBTOTAL (3)					(\$) 40
Fee Code	Large Entity Fee (\$)	Small Entity Fee Code	Small Entity Fee (\$)	Fee Description	Fee Paid																																																																																																																																																																																												
105	130	205	65	Surcharge - late filing fee or oath																																																																																																																																																																																													
127	50	227	25	Surcharge - late provisional filing fee or cover sheet.																																																																																																																																																																																													
139	130	139	130	Non-English specification																																																																																																																																																																																													
147	2,520	147	2,520	For filing a request for reexamination																																																																																																																																																																																													
112	920*	112	920*	Requesting publication of SIR prior to Examiner action																																																																																																																																																																																													
113	1,840*	113	1,840*	Requesting publication of SIR after Examiner action																																																																																																																																																																																													
115	110	215	55	Extension for reply within first month																																																																																																																																																																																													
116	400	216	200	Extension for reply within second month																																																																																																																																																																																													
117	920	217	460	Extension for reply within third month																																																																																																																																																																																													
118	1,440	218	720	Extension for reply within fourth month																																																																																																																																																																																													
128	1,960	228	980	Extension for reply within fifth month																																																																																																																																																																																													
119	320	219	160	Notice of Appeal																																																																																																																																																																																													
120	320	220	160	Filing a brief in support of an appeal																																																																																																																																																																																													
121	280	221	140	Request for oral hearing																																																																																																																																																																																													
138	1,510	138	1,510	Petition to institute a public use proceeding																																																																																																																																																																																													
140	110	240	55	Petition to revive - unavoidable																																																																																																																																																																																													
141	1,280	241	640	Petition to revive - unintentional																																																																																																																																																																																													
142	1,280	242	640	Utility issue fee (or reissue)																																																																																																																																																																																													
143	460	243	230	Design issue fee																																																																																																																																																																																													
144	620	244	310	Plant issue fee																																																																																																																																																																																													
122	130	122	130	Petitions to the Commissioner																																																																																																																																																																																													
123	50	123	50	Processing fee under 37 CFR 1.17 (q)																																																																																																																																																																																													
126	180	126	180	Submission of Information Disclosure Stmt																																																																																																																																																																																													
581	40	581	40	Recording each patent assignment per property (times number of properties)	40																																																																																																																																																																																												
146	740	246	370	Filing a submission after final rejection (37 CFR § 1.129(a))																																																																																																																																																																																													
149	740	249	370	For each additional invention to be examined (37 CFR § 1.129(b))																																																																																																																																																																																													
179	740	279	370	Request for Continued Examination (RCE)																																																																																																																																																																																													
169	900	169	900	Request for expedited examination of a design application																																																																																																																																																																																													
Other fee (specify)																																																																																																																																																																																																	
*Reduced by Basic Filing Fee Paid																																																																																																																																																																																																	
SUBTOTAL (3)					(\$) 40																																																																																																																																																																																												
<p>FEE CALCULATION</p> <p>1. BASIC FILING FEE</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th>Large Fee Code</th> <th>Large Entity Fee (\$)</th> <th>Small Fee Code</th> <th>Small Entity Fee (\$)</th> <th>Fee Description</th> <th>Fee Paid</th> </tr> </thead> <tbody> <tr><td>101</td><td>740</td><td>201</td><td>370</td><td>Utility filing fee</td><td>740</td></tr> <tr><td>106</td><td>330</td><td>206</td><td>165</td><td>Design filing fee</td><td></td></tr> <tr><td>107</td><td>510</td><td>207</td><td>255</td><td>Plant filing fee</td><td></td></tr> <tr><td>108</td><td>740</td><td>208</td><td>370</td><td>Reissue filing fee</td><td></td></tr> <tr><td>114</td><td>160</td><td>214</td><td>80</td><td>Provisional filing fee</td><td></td></tr> <tr><td colspan="5" style="text-align: right;">SUBTOTAL (1)</td><td style="text-align: center;">(\$) 740</td></tr> </tbody> </table> <p>2. EXTRA CLAIM FEES</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td>Total Claims</td> <td>9</td> <td>-20</td> <td>=</td> <td>0</td> <td>X</td> <td>0</td> <td>=</td> <td>0</td> </tr> <tr> <td>Independent Claims</td> <td>6</td> <td>-3</td> <td>=</td> <td>3</td> <td>X</td> <td>84</td> <td>=</td> <td>252</td> </tr> <tr> <td>Multiple Dependent</td> <td></td> <td></td> <td></td> <td></td> <td>X</td> <td></td> <td>=</td> <td>0</td> </tr> </table> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th>Large Fee Code</th> <th>Large Entity Fee (\$)</th> <th>Small Fee Code</th> <th>Small Entity Fee (\$)</th> <th>Fee Description</th> <th>Fee Paid</th> </tr> </thead> <tbody> <tr><td>103</td><td>18</td><td>203</td><td>9</td><td>Claims in excess of 20</td><td></td></tr> <tr><td>102</td><td>84</td><td>202</td><td>42</td><td>Independent claims in excess of 3</td><td></td></tr> <tr><td>104</td><td>280</td><td>204</td><td>140</td><td>Multiple dependent claim, if not paid</td><td></td></tr> <tr><td>109</td><td>84</td><td>209</td><td>42</td><td>** Reissue independent claims over original patent</td><td></td></tr> <tr><td>110</td><td>18</td><td>210</td><td>9</td><td>** Reissue claims in excess of 20 and over original patent</td><td></td></tr> <tr><td colspan="5" style="text-align: right;">SUBTOTAL (2)</td><td style="text-align: center;">(\$) 252</td></tr> </tbody> </table> <p>**or number previously paid, if greater; For Reissues, see above</p>	Large Fee Code	Large Entity Fee (\$)	Small Fee Code	Small Entity Fee (\$)	Fee Description	Fee Paid	101	740	201	370	Utility filing fee	740	106	330	206	165	Design filing fee		107	510	207	255	Plant filing fee		108	740	208	370	Reissue filing fee		114	160	214	80	Provisional filing fee		SUBTOTAL (1)					(\$) 740	Total Claims	9	-20	=	0	X	0	=	0	Independent Claims	6	-3	=	3	X	84	=	252	Multiple Dependent					X		=	0	Large Fee Code	Large Entity Fee (\$)	Small Fee Code	Small Entity Fee (\$)	Fee Description	Fee Paid	103	18	203	9	Claims in excess of 20		102	84	202	42	Independent claims in excess of 3		104	280	204	140	Multiple dependent claim, if not paid		109	84	209	42	** Reissue independent claims over original patent		110	18	210	9	** Reissue claims in excess of 20 and over original patent		SUBTOTAL (2)					(\$) 252	<p>SUBMITTED BY</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 25%;">Name (Print/Type)</td> <td style="width: 25%;">Jean C. Edwards</td> <td style="width: 25%;">Registration No. Attorney/Agent)</td> <td style="width: 25%;">41,728</td> </tr> <tr> <td>Signature</td> <td colspan="2"><i>Jean C. Edwards</i></td> <td>Date</td> </tr> <tr> <td></td> <td></td> <td></td> <td>July 16, 2002</td> </tr> </table>	Name (Print/Type)	Jean C. Edwards	Registration No. Attorney/Agent)	41,728	Signature	<i>Jean C. Edwards</i>		Date				July 16, 2002																																																																					
Large Fee Code	Large Entity Fee (\$)	Small Fee Code	Small Entity Fee (\$)	Fee Description	Fee Paid																																																																																																																																																																																												
101	740	201	370	Utility filing fee	740																																																																																																																																																																																												
106	330	206	165	Design filing fee																																																																																																																																																																																													
107	510	207	255	Plant filing fee																																																																																																																																																																																													
108	740	208	370	Reissue filing fee																																																																																																																																																																																													
114	160	214	80	Provisional filing fee																																																																																																																																																																																													
SUBTOTAL (1)					(\$) 740																																																																																																																																																																																												
Total Claims	9	-20	=	0	X	0	=	0																																																																																																																																																																																									
Independent Claims	6	-3	=	3	X	84	=	252																																																																																																																																																																																									
Multiple Dependent					X		=	0																																																																																																																																																																																									
Large Fee Code	Large Entity Fee (\$)	Small Fee Code	Small Entity Fee (\$)	Fee Description	Fee Paid																																																																																																																																																																																												
103	18	203	9	Claims in excess of 20																																																																																																																																																																																													
102	84	202	42	Independent claims in excess of 3																																																																																																																																																																																													
104	280	204	140	Multiple dependent claim, if not paid																																																																																																																																																																																													
109	84	209	42	** Reissue independent claims over original patent																																																																																																																																																																																													
110	18	210	9	** Reissue claims in excess of 20 and over original patent																																																																																																																																																																																													
SUBTOTAL (2)					(\$) 252																																																																																																																																																																																												
Name (Print/Type)	Jean C. Edwards	Registration No. Attorney/Agent)	41,728																																																																																																																																																																																														
Signature	<i>Jean C. Edwards</i>		Date																																																																																																																																																																																														
			July 16, 2002																																																																																																																																																																																														

WARNING: Information on this form may become public. Credit card information should not be included on this form. Provide credit card information and authorization on PTO-2038. **Burden Hour Statement:** This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. **DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO:** Assistant Commissioner for Patents, Washington, DC 20231.

Attorney Docket No.: 30015280.0001
Customer No.: 30412

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of:

Makoto KOMATSUBARA, et al.

Group Art Unit: Not yet assigned

U.S. Application No.: Not yet assigned

Examiner: Not yet assigned

Confirmation No.: Not yet assigned

Filed: July 16, 2002

For: WIRED CIRCUIT BOARD

PRELIMINARY AMENDMENT

Commissioner for Patents and Trademarks
Washington, D.C. 20231

Sir:

Prior to examination of the above-identified application, please amend the application as follows:

IN THE SPECIFICATION:

Page 1, prior to paragraph 1, please add the following new paragraph:

The present invention claims priority from Japanese Patent Application Serial No. 2001-216812, filed July 17, 2001, which is herein incorporated by reference.

REMARKS

Entry of this Preliminary Amendment prior to examination of the above-identified application is respectfully requested.

The Commissioner is hereby authorized to charge any additional fees, which may be required, or credit any overpayment, to Deposit Account No. 19-3140.

Respectfully submitted,

Jean C. Edwards
Jean C. Edwards
Registration No. 41,728

Sonnenschein Nath & Rosenthal
1301 K St., N.W.
East Tower, Suite 600
Washington, D.C. 20005
Telephone: 202/408-6428
Facsimile: 202/408-6399
Date: July 16, 2002
25051547V1

APPENDIX I**VERSION WITH MARKINGS TO SHOW CHANGES MADE****IN THE SPECIFICATION:**

Page 1, prior to paragraph 1, the following new paragraph was added:

The present invention claims priority from Japanese Patent Application Serial No. 2001-216812, filed July 17, 2001, which is herein incorporated by reference.

WIRED CIRCUIT BOARD

BACKGROUND OF THE INVENTION

[0001]

5 Field of the Invention

The present invention relates to a wired circuit board and, more particularly, to a wired circuit board suitably used for a suspension board with circuit.

[0002]

10 Description of the Prior Art

The wired circuit boards used for electronic/electric equipments are usually provided with terminal portions to connect with external connecting terminals.

[0003]

15 In recent years, the so-called "flying lead" in which the terminal portions are formed on both sides of the conductive pattern, rather than in only either side thereof, is being in widespread use in order to meet the demand for electronic/electric equipment to have increasingly higher density and reduced size. It is known, for example, in suspension board
20 with circuit used for a hard disk drive that the terminals are provided in the form of flying lead.

[0004]

To be more specific, the suspension board with circuit comprises a supporting board 1 of stainless steel foil, a base layer 2 of an insulating
25 material formed on the supporting board 1, a conductive pattern 3 formed

on the base layer 2 in the form of a specified circuit pattern, and a cover layer 4 of an insulating material, for covering the conductive pattern 3, as shown in FIG. 21. The terminal portions 5 provided in the form of the flying lead are formed on both sides of the conductive pattern 3 in the following manner. The cover layer 4 is opened to expose a front side of the conductive pattern 3, while also the supporting board 1 and the base layer 2 are opened to expose a back side of the conductive pattern 3. If necessary, metal plated layers 6 are formed on the both sides of the thus exposed conductive pattern 3 by nickel/gold plating and the like.

10 [0005]

Thereafter, these terminal portions formed as the flying lead are bonded to external connecting terminals by applying supersonic vibration thereto by use of a bonding tool and the like.

[0006]

15 In this terminal portion formed as the flying lead, since the both sides of the conductive pattern are exposed, the supersonic vibration is easily transmitted to the terminals. This is suitable for the bonding using the supersonic vibration; on the other hand, this provides the disadvantage that the conductive pattern exposed at both sides thereof is weak in physical strength and is subject to stress concentration at edge portions of the openings in the base layer and cover layer, to cause disconnection of the
20 conductive pattern with ease.

[0007]

SUMMARY OF THE INVENTION

25 It is the object of the invention to provide a new wired circuit board

having a terminal portion formed as a flying lead in which both sides of a conductive pattern are exposed that can provide enhanced strength of the conductive pattern by simple construction to effectively prevent occurrence of disconnection of the conductive pattern.

5 [0008]

The present invention provides a wired circuit board comprising a first insulating layer, a conductive pattern formed on the first insulating layer, a second insulating layer formed on the conductive pattern, and an opening, formed at the same position of the conductive pattern, for allowing the first
10 insulating layer and the second insulating layer to open, so as to form a terminal portion in which front and back sides of the conductive pattern are exposed, wherein at least any one of the first insulating layer, the second insulating layer and the conductive pattern has reinforcing portions for reinforcing the conductive pattern formed at ends of the opening in crossing
15 areas where ends of the opening and the conductive pattern are crossed each other.

[0009]

Also, the present invention provides a wired circuit board comprising a metal supporting layer, a first insulating layer formed on the metal
20 supporting layer, a conductive pattern formed on the first insulating layer, a second insulating layer formed on the conductive pattern, and an opening, formed at the same position of the conductive pattern, for allowing the metal supporting layer and the first insulating layer, and the second insulating layer to open, so as to form a terminal portion in which front and
25 back sides of the conductive pattern are exposed, wherein at least any one of

the first insulating layer, the second insulating layer and the conductive pattern has reinforcing portions for reinforcing the conductive pattern formed at ends of the opening in crossing areas where ends of the opening and the conductive pattern are crossed each other.

5 [0010]

In the wired circuit boards mentioned above, since at least any one of the first insulating layer, the second insulating layer and the conductive pattern has the reinforcing portions for reinforcing the conductive pattern formed at the ends of the opening in the crossing areas where the ends of
10 the opening and the conductive pattern are crossed each other, the physical strength of the conductive pattern at the ends of the opening can be reinforced. This can produce the effect that for example when the conductive pattern both sides of which are exposed is subject to stress concentration at the end portions of the opening in the process of bonding
15 the terminal portion and the external connecting terminal by applying supersonic vibration of a bonding tool, the disconnection of the conductive pattern can be effectively prevented, thus providing improved bonding reliability.

[0011]

20 In addition, the present invention provides a wired circuit board comprising a first insulating layer, a conductive pattern formed on the first insulating layer, a second insulating layer formed on the conductive pattern, and an opening, formed at the same position of the conductive pattern, for allowing the first insulating layer and the second insulating layer to open,
25 so as to form a terminal portion in which front and back sides of the

conductive pattern are exposed, wherein the conductive pattern has widened portions formed to extend in a widthwise direction substantially orthogonal to an extending direction of the conductive pattern in crossing areas where ends of the opening and the conductive pattern are crossed
5 each other.

[0012]

Also, the present invention provides a wired circuit board comprising a metal supporting layer, a first insulating layer formed on the metal supporting layer, a conductive pattern formed on the first insulating layer,
10 a second insulating layer formed on the conductive pattern, and an opening, formed at the same position of the conductive pattern, for allowing the metal supporting layer and the first insulating layer, and the second insulating layer to open, so as to form a terminal portion in which front and back sides of the conductive pattern are exposed, wherein the conductive
15 pattern has widened portions formed to extend in a widthwise direction substantially orthogonal to an extending direction of the conductive pattern in crossing areas where ends of the opening and the conductive pattern are crossed each other.

[0013]

20 In the wired circuit boards mentioned above, since the conductive pattern has widened portions formed to extend in a widthwise direction substantially orthogonal to the extending direction of the conductive pattern in the crossing areas where the ends of the opening and the conductive pattern are crossed each other, the physical strength of the
25 conductive pattern at the ends of the opening can be reinforced. This can

produce the effect that for example when the conductive pattern both sides of which are exposed is subject to stress concentration at the end portions of the opening in the process of bonding the terminal portion and the external connecting terminal by applying supersonic vibration of the bonding tool, 5 the disconnection of the conductive pattern can be effectively prevented, thus providing improved bonding reliability.

[0014]

Further, the present invention provides a wired circuit board comprising a first insulating layer, a conductive pattern formed on the first 10 insulating layer, a second insulating layer formed on the conductive pattern, and an opening, formed at the same position of the conductive pattern, for allowing the first insulating layer and the second insulating layer to open, so as to form a terminal portion in which front and back sides of the conductive pattern are exposed, wherein the first insulating layer and/or 15 the second insulating layer have projections projecting from ends of the opening onto the conductive pattern in the opening in the crossing areas where the ends of the opening and the conductive pattern are crossed each other.

[0015]

20 Also, the present invention provides a wired circuit board comprising a metal supporting layer, a first insulating layer formed on the metal supporting layer, a conductive pattern formed on the first insulating layer, a second insulating layer formed on the conductive pattern, and an opening, formed at the same position of the conductive pattern, for allowing the 25 metal supporting layer and the first insulating layer, and the second

insulating layer to open, so as to form a terminal portion in which front and back sides of the conductive pattern are exposed, wherein the first insulating layer and/or the second insulating layer have projections projecting from ends of the opening onto the conductive pattern in the opening in the crossing areas where the ends of the opening and the conductive pattern are crossed each other.

[0016]

In the wired circuit boards mentioned above, since the first insulating layer and/or the second insulating layer have projections projecting from the ends of the opening onto the conductive pattern in the crossing areas where the ends of the opening and the conductive pattern are crossed each other, the physical strength of the conductive pattern at the ends of the opening can be reinforced. This can produce the effect that for example when the conductive pattern both sides of which are exposed is subject to stress concentration at the end portions of the opening in the process of bonding the terminal portion and the external connecting terminal by applying supersonic vibration of the bonding tool, the disconnection of the conductive pattern can be effectively prevented, thus providing improved bonding reliability.

[0017]

The wired circuit board of the present invention can provide high bonding reliability so that the wired circuit board can be used as the suspension board with circuit, even when formed as the flying lead in which both sides of the conductive pattern are exposed.

[0018]

BRIEF DESCRIPTION OF THE DRAWINGS

In the drawings:

FIG. 1 shows an embodiment of a wired circuit board (wherein a widened portion is formed) of the present invention: (a) is a sectional view of a principal portion of a terminal portion of the wired circuit board; and (b) is a plan view of the terminal portion of the same.

FIG. 2 is an enlarged plan view of FIG. 1(b).

FIG. 3 illustrates the production processes of a wired circuit board shown in FIG. 1:

- 10 (a) shows the step of forming a conductive pattern on a base layer;
- (b) shows the step of forming a base layer on the conductive pattern;
- (c) shows the step of forming a cover-side opening on the cover layer at a portion thereof at which terminals are to be formed;
- (d) shows the step of forming a base-side opening on the base layer at a portion thereof at which terminals are to be formed; and
- 15 (e) shows the step of forming a metal plated layer on each of front and back sides of the conductive pattern exposed in the cover-side opening and the base-side opening.

FIG. 4 shows another embodiment of the wired circuit board (wherein a cover-side projection and a base-side projection are formed) of the present invention: (a) is a sectional view of a principal portion of a terminal portion of the wired circuit board; and (b) is a plan view of the terminal portion of the same.

FIG. 5 is an enlarged view of the plan view shown in FIG. 4(b).

25 FIG. 6 is an enlarged view of the plane view of another embodiment

shown in FIG. 4(b).

FIG. 7 shows in section a principal portion of another embodiment (only the cover-side projection is formed) of the wired circuit board shown in FIG. 4(a).

5 FIG. 8 shows in section a principal portion of still another embodiment (only the base-side projection is formed) of the wired circuit board shown in FIG. 4(a).

FIG. 9 is a plan view of a suspension board with circuit presented as one embodiment of the wired circuit board of the present invention.

10 FIG. 10 illustrates the production processes of the suspension board with circuit shown in FIG. 9:

(a) shows the step of forming a coating of a precursor of a photosensitive polyimide resin on a supporting board;

15 (b) shows the step of exposing the coating to light through a photomask;

(c) shows the step of developing the coating to form it into a predetermined pattern;

(d) shows the step of curing the patterned coating to form the base layer,

20 (e) shows the step of forming a conductive pattern on the base layer;

(f) shows the step of forming a coating of a precursor of a photosensitive polyimide resin on the conductive pattern;

(g) shows the step of exposing the coating to light through a photomask;

25 (h) shows the step of developing the coating to form it into a

predetermined pattern;

(i) shows the step of curing the patterned coating to form the cover layer;

(j) shows the step of opening the supporting board at portions thereof
5 at which the external-side connecting terminals are formed;

(k) shows the step of opening the base layer at portions thereof at which the external-side connecting terminals are formed; and

(l) shows the step of forming a metal plated layer on each side of the exposed conductive pattern.

10 FIG. 11 shows an embodiment of a suspension board with circuit shown in FIG. 9 (wherein a widened portion is formed) of the present invention: (a) is a sectional view of a principal portion of an external-side connecting terminal of the suspension board with circuit; and (b) is a plan view of the external-side connecting terminal of the same.

15 FIG. 12 shows an embodiment of a suspension board with circuit shown in FIG. 9 (wherein a cover-side projection and a base-side projection are formed): (a) is a sectional view of a principal portion of an external-side connecting terminal of the suspension board with circuit; and (b) is a plan view of the external-side connecting terminal of the same.

20 FIG. 13 shows in section a principal portion of another embodiment (only the cover-side projection is formed) of the suspension board with circuit shown in FIG. 12(a).

FIG. 14 shows in section a principal portion of still another
25 board with circuit shown in FIG. 12(a).

FIG. 15 shows an embodiment of a suspension board with circuit shown in FIG. 9 (wherein the conductive pattern has a concave form and a widened portion is formed): (a) is a sectional view of a principal portion of an external-side connecting terminal of the suspension board with circuit; and
5 (b) is a plan view of the external-side connecting terminal of the same.

FIG. 16 illustrates the production processes of the suspension board with circuit shown in FIG. 15:

(a) shows the step of forming a coating of a precursor of a photosensitive polyimide resin on a supporting board;

10 (b) shows the step of exposing the coating to light through a photomask;

(c) shows the step of developing the coating to form it into a predetermined pattern;

(d) shows the step of curing the patterned coating to form the base
15 layer,

(e) shows the step of forming a conductive pattern on the base layer;

(f) shows the step of forming a coating of a precursor of a photosensitive polyimide resin on the conductive pattern;

(g) shows the step of exposing the coating to light through a
20 photomask;

(h) shows the step of developing the coating to form it into a predetermined pattern;

(i) shows the step of curing the patterned coating to form the cover
layer;

25 (j) shows the step of opening the supporting board at portions thereof

at which the external-side connecting terminals are formed;

(k) shows the step of opening the base layer at portions thereof at which the external-side connecting terminals are formed; and

(l) shows the step of forming a metal plated layer on each side of the
5 exposed conductive pattern.

FIG. 17 is a schematic plan view of an embodiment of a photomask used for exposing the coating to light in the step of FIG. 16(b):

(a) shows a semi-translucent striped pattern having an average transmission ratio of about 50%;

10 (b) shows a semi-translucent latticed pattern having an average transmission ratio of about 25%;

(c) shows a semi-translucent circular staggered pattern having an average transmission ratio of about 25%; and

(d) shows a semi-translucent circular staggered pattern having an
15 average transmission ratio of about 70%.

FIG. 18 shows an embodiment of a suspension board with circuit shown in FIG. 9 (wherein the conductive pattern has a concave form and a cover-side projection and a base-side projection are formed): (a) is a sectional view of a principal portion of an external-side connecting terminal
20 of the suspension board with circuit; and (b) is a plan view of the external-side connecting terminal of the same.

FIG. 19 shows in section a principal part of another embodiment of a suspension board with circuit shown in FIG. 18(a) (wherein only the cover-side projection is formed).

25 FIG. 20 shows in section a principal part of still another embodiment

of a suspension board with circuit shown in FIG. 18(a) (wherein only the base-side projection is formed).

FIG. 21 shows a conventional suspension board with circuit: (a) is a sectional view of a principal portion of a terminal of the suspension board with circuit; and (b) is a plan view of the terminal of the same.

[0019]

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Referring to FIG. 1, there is shown an embodiment of a wired circuit board of the present invention. FIG. 1(a) is a sectional view of a principal portion of a terminal portion of the wired circuit board; and FIG. 1(b) is a plan view of the terminal portion of the same. In FIG. 1(a), the wired circuit board 11 comprises a base layer 12 formed as a first insulating layer of insulating material, a conductive pattern 13 formed on the base layer 12 in the form of a specified wired circuit pattern, and a cover layer 14 formed as a second insulating layer of insulating material on the conductive pattern 13. The conductive pattern 13 is provided in the form of a plurality of lines of wires 13a, 13b, 13c and 13d arrayed in parallel with each other with spaced at a predetermined interval, as shown in FIG. 1(b).

[0020]

The insulating materials of the base layer 12 and the cover layer 14 that may be used include, for example, synthetic resins, such as polyimide resin, acrylic resin, polyether nitrile resin, polyether sulfonic resin, polyethylene terephthalate resin, polyethylene naphthalate resin and polyvinyl chloride resin. Polyimide resin is preferably used.

[0021]

The base layer 12 and the cover layer 14 usually have thickness of 1-30 μ m, or preferably 2-20 μ m.

[0022]

The conductive materials used for the conductive pattern 13 include, for example, copper, nickel, gold, solder or alloys thereof. Copper is preferably used. The conductive pattern 13 usually has thickness of 2-30 μ m, or preferably 5-20 μ m.

[0023]

This wired circuit board 11 is formed in the following way. First, as shown in FIG. 3(a), the conductive pattern 13 is formed on the base layer 12 formed in a film-like form, in the form of the specified wired circuit pattern by a known patterning process, such as a subtracting process, an additive process and a semi-additive process. Then, as shown in FIG. 3(b), the base layer 12 is covered with the cover layer 14 in a known method, for example, by adhesive bonding a film-like resin to the conductive pattern 13 or by applying a photosensitive resin to the conductive pattern 13 and then curing that resin.

[0024]

In the wired circuit board 11 thus formed, as shown in FIG. 1(a), the cover layer 14 is opened to expose a front side of the conductive pattern 13 and also the base layer 12 is opened to expose a back side of the conductive pattern 13 in such a manner that the exposed front side of the conductive pattern 13 and the exposed back side of the same correspond in position to each other so as to expose the both sides of the conductive pattern 13. Then, on the both sides of the exposed conductive pattern 13, metal plating

layers 15 are formed thereby forming the terminal portion 16 in the form of the flying lead.

[0025]

This terminal portion 16 is formed in the following manner. First, a cover-side opening 17 is formed in the cover layer 14 in a portion thereof in which the terminal portion 16 is to be formed, in a known method, such as drilling, laser machining, etching and patterning of photosensitive resin, as shown in FIG. 3(c). Likewise, a base-side opening 18 is formed in the base layer 12 in a portion thereof corresponding to the cover-side opening 17, in a known method, such as drilling, laser machining, etching and patterning of photosensitive resin, as shown in FIG. 3(d). The cover-side opening 17 and the base-side opening 18 are opened into a rectangular shape to cover all the lines of wire 13a, 13b, 13c and 13d.

[0026]

As shown in FIG. 3(e), the metal plating layers 15 are formed by plating on both sides of the conductive pattern 13 exposed in the cover-side opening 17 and the base-side opening 18.

[0027]

No particular limitation is imposed on the plating method used for forming the metal plated layer 15. The metal plating layer 15 may be formed by either of electrolysis plating and electroless plating. Also, no particular limitation is imposed on the metals used for the plating. Known metals may be used for the plating. It is preferable that the electrolysis nickel plating and the electrolysis gold plating are performed in sequence so that a gold plated layer 20 is formed on a nickel plated layer 19. The

nickel plated layer 19 and the gold plated layer 20 each have thickness of the order of $1.5\mu\text{m}$.

[0028]

The wired circuit board 11 has the terminal portion 16 in the form of the flying lead. In the terminal portion 16, widened portions 22 as reinforcing portions which extend in a widthwise direction substantially orthogonal to an extending direction of the conductive pattern 13 are provided in the conductive pattern 13 in crossing areas 21 where the ends of the cover-side opening 17/the base-side opening 18 and the conductive patterns 13 are crossed each other, as shown in FIG. 1(b).

[0029]

To be more specific, the widened portions 22 are formed in the respective lines of wire 13a, 13b, 13c and 13d at positions thereof which correspond to the crossing areas 21 (two areas per each line of wire) and arranged with space from each other along the longitudinal direction of the lines of wire 13a, 13b, 13c and 13d. The widened portions 22 are formed in such a generally round shape as to protrude widthwise from the lines of wire 13a, 13b, 13c and 13d.

[0030]

As shown in FIG. 2, each widened portion 22 is arranged, with its generally outer half portion embedded in the cover layer 14/base layer 12 and its generally inner half portion exposed in the cover-side opening 17/base-side opening 18, when a maximum widthwise length 23 between the adjacent lines of wire is defined as a boundary between the outer half portion and the inner half portion. Thus, the terminals 16 are formed in

such a dumbbell shape that the lines of wire 13a, 13b, 13c and 13d are protruded widthwise at both ends thereof in the cover-side opening 17/the base-side opening 18.

[0031]

5 Each widened portion 22 is so formed that the maximum widthwise length 23 is 1.1-4 times, or preferably 2-3 times, as longer as a usual line width 24 of the lines of wire 13a, 13b, 13c and 13d exposed outside in the cover-side opening 17/base-side opening 18. To be more specific, a widthwise part of widened portion 22 at the maximum widthwise length 23
10 is 20-1,000 μ m in length and a lengthwise part of the widened portion 22 extending in a longitudinal direction of the lines of wire 13a, 13b, 13c and 13d is 50-500 μ m in length.

[0032]

The widened portions 22 may be formed in any shape other than the
15 generally round shape, as long as they are shaped to protrude widthwise and have widths larger than the usual width. For example, the widened portion 22 may be formed in rectangle.

[0033]

The terminal portion 16 having this widened portion 22 can be formed
20 in the processes given below. The widened portions 22 are formed with the patterning of the wired circuit pattern in the process of forming the conductive pattern 13. Then, in the processes of FIG. 3(c) and (d), the cover layer 14 and the base layer 12 are each opened so that the maximum widthwise length 23 of the widened portion 22 can be within the crossing
25 areas 21 and thereby the cover-side opening 17 and the base-side opening

18 are formed. Thereafter, in the process shown in FIG. 3(e), the metal plated layer 15 is formed on each side of the conductive pattern 13 exposed in the cover-side opening 17 and the base-side opening 18.

[0034]

5 In this formation of the wired circuit board 11, since the widened portions 22 widened in the widthwise direction of the conductive pattern 13 are formed in the conductive pattern 13 in the crossing areas 21 where the ends of the cover-side opening 17/the base-side opening 18 and the conductive pattern 13 are crossed each other, the physical strength of the
10 conductive pattern 13 at the ends of the cover-side opening 17 and at the ends of the base-side opening 18 can be reinforced. This can produce the effect that for example when the conductive pattern 13 are subject to stress concentration at exposed portions thereof at ends of the cover-side opening 17 and base-side opening 18 in the process of bonding the terminal portions
15 16 and the external connecting terminals by applying supersonic vibration of a bonding tool, the disconnection of the conductive pattern 13 can be effectively prevented, thus providing improved connection reliability.

[0035]

In addition, the wired circuit board 11 may be formed so that the
20 terminal portion 16 presented in the form of this flying lead can have cover-side projections 25 formed as the reinforcing portions and base-side projections 26 formed as the reinforcing portions, as shown in FIG. 4. Specifically, the cover-side projections 25 are formed to project from the ends of the cover-side opening 17 onto the conductive pattern 13 in the
25 cover-side opening 17 in the cover layer 14 in the crossing areas 21 where

the ends of the cover-side opening 17/the base-side opening 18 and the
conductive patterns 13 are crossed each other. The base-side projections
26 are formed to project from the ends of the base-side opening 18 onto the
conductive pattern 13 in the base-side opening 18 in the base layer 12 in the
5 crossing areas 21.

[0036]

To be more specific, the cover-side projections 25 and the base-side
projections 26 are formed in the respective lines of wire 13a, 13b, 13c and
13d at positions thereof which correspond to the crossing areas 21 (two
10 areas per each line of wire) and arranged with space from each other along
the longitudinal direction of the lines of wire 13a, 13b, 13c and 13d, as
shown in FIG. 4(b). These projections 25, 26 are formed in a convex shape
projecting inwardly from the ends of the cover-side opening 17 and the
base-side opening 18 along the extending direction of the lines of wire 13a,
15 13b, 13c and 13d, respectively.

[0037]

The cover-side projections 25 and the base-side projections 26 are
overlapped with the lines of wire 13a, 13b, 13c and 13d and are so tapered
(shaped generally in triangle as viewed from the top) that the overlap can
20 gradually reduce toward the inside of the cover-side opening 17/base-side
opening 18, respectively. As a result of this, the terminal portions 16 are
so formed that the lines of wire 13a, 13b, 13c and 13d can be covered with
the cover-side projections 25 and the base-side projections 26 at opposite
ends thereof in the cover-side opening 17 and the base-side opening 18.

25 [0038]

The cover-side projections 25 and the base-side projections 26 are formed to project at projection length 27 of one-fourth to one-thirtieth, or preferably one-fifth to one-twentieth, to a line length 29 of each of the lines of wire 13a, 13b, 13c and 13d exposed in the cover-side opening 17 and the base-side opening 18, as shown in FIG. 5. To be more specific, each of the cover-side projections 25 and the base-side projections 26 has a basal width 28 of 5-20µm slightly smaller than a line width 24 of lines of wire 13a, 13b, 13c and 13d at the ends of the cover-side opening 17/the base-side opening 18. The cover-side projections 25 and the base-side projections 26 are projected inwardly in a tapered manner at a projection length 27 of 5-250µm and are formed in a generally triangle whose top is located at a widthwise center of lines of wire 13a, 13b, 13c and 13d.

[0039]

The shape of the cover-side projections 25 and the base-side projections 26 is not limited to the one shown in FIG. 5, as long as those projections have such a shape as to overlap with the lines of wire 13a, 13b, 13c and 13d along the longitudinal direction of the lines of wire 13a, 13b, 13c and 13d. For example, as shown in FIG. 6, the cover-side projections 25 and the base-side projections 26 may be formed to project toward the inside thereof in a tapered manner from the ends of the cover-side opening 17/the base-side opening 18, with the basal width 28 slightly larger than the line width 24 of the lines of wire 13a, 13b, 13c and 13d. Further, those projections 25, 26 may be formed in such a rectangular shape as to overlap with the lines of wire 13a, 13b, 13c and 13d along the longitudinal direction of the lines of wire 13a, 13b, 13c and 13d, without limiting to the generally

triangle shape.

[0040]

The terminal portions 16 having these cover-side projections 25 and the base-side projections 26 are formed as follows. In the process of FIG. 3(c), the cover layer 14 is opened in such a manner as to form the cover-side projections 25 to thereby produce the cover-side opening 17. In the process of FIG. 3(d), the base layer 12 is opened in such a manner as to form the base-side projections 26 to thereby produce the base-side opening 18. Thereafter, in the process of FIG. 3(e), the metal plated layer 15 is formed on each side of the conductive pattern 13 exposed in the cover-side opening 17 and the base-side opening 18.

[0041]

In this formation of the wired circuit board 11, since the cover-side projections 25 and the base-side projections 26 are formed in the cover layer 14 and the base layer 12 in the crossing areas 21 where the ends of the cover-side opening 17/the base-side opening 18 and the conductive patterns 13 are crossed each other, so as to project from the ends of the cover-side opening 17/the base-side opening 18 onto the conductive pattern 13 in the cover-side opening 17 and the base-side opening 18, respectively, the physical strength of the conductive pattern 13 at the ends of the cover-side opening 17 and at the ends of the base-side opening 18 can be reinforced. This can produce the effect that for example when the conductive pattern 13 are subject to stress concentration at exposed portions thereof at ends of the cover-side opening 17 and base-side opening 18 in the process of bonding the terminal portions 16 and the external connecting terminals by applying

supersonic vibration of the bonding tool, the disconnection of the conductive pattern 13 can be effectively prevented, thus providing improved connection reliability.

[0042]

5 It is to be noted that in the wired circuit board 11, both of cover-side projections 25 and the base-side projections 26 are not necessarily required. For example, only the cover-side projections 25 may be formed, as shown in FIG. 7. Alternatively, only the base-side projections 26 may be formed, as shown in FIG. 8.

10 [0043]

Further, modification may be made of the invention by forming the widened portions 22 in the conductive pattern 13 and also forming the cover-side projections 25 in the cover layer 14 and/or forming the base-side projections 26 in the base layer 12, though not shown.

15 [0044]

The wired circuit board 11 having these terminal portions 16 is particularly preferably applicable to a suspension board with circuit.

[0045]

20 Referring to FIG. 9, there is shown a perspective view of a suspension board with circuit presented as an embodiment of the wired circuit board of the present invention. The suspension board with circuit 31 mounts thereon a magnetic head of a hard disk driver (not shown) and suspends the magnetic head while holding a minute interval between the magnetic head and a magnetic disk against airflow generated when the magnetic head and
25 the magnetic disk run relative to each other. The suspension board with

circuit has the lines of wire 34a, 34b, 34c, 34d, integrally formed in the form of a specified wired circuit pattern, for connecting the magnetic head and a read/write board 39 formed as an external circuit.

[0046]

5 In FIG. 9, the suspension board with circuit 31 has a base layer 33, as a first insulating layer of insulating material, which is formed on a supporting board 32 extending longitudinally as a metal supporting layer. A conductive pattern 34 is formed on the base layer 33 in the form of a specified wired circuit pattern, and a cover layer 35 (not shown) is formed
10 on the conductive pattern 34 as a second insulating layer of insulating material. The conductive pattern 34 is provided in the form of the plurality of lines of wire 34a, 34b, 34c and 34d arrayed in parallel with spaced at a predetermined interval.

[0047]

15 Gimbals 36 for fitting the magnetic head therein are formed in the supporting board 32 by cutting out the supporting board 32 at a front end portion thereof. At the front end portion of the supporting board 32, magnetic head connecting terminals 37 are formed to connect between the magnetic head and the lines of wire 34a, 34b, 34c and 34d. At the rear end
20 portion of the supporting board 32, external-side connecting terminals 38 as the terminals are formed to connect between the read/write board 39 and the lines of wire 34a, 34b, 34c and 34d. The external-side connecting terminals 38 are formed in the ends of the lines of wire 34a, 34b, 34c and 34d, to correspond to each of the read/write terminals 54.

25 [0048]

This suspension board with circuit 31 can be formed in the following processes. First, the supporting board 32 is prepared and the base layer 33 is formed on the supporting board 32 in the form of the specified pattern, as shown in FIG. 10(a)-(d). A metal foil or a metal sheet is preferably used as the supporting board 32. For example, stainless steel, 42 alloy and the like are preferably used. The supporting board 32 used preferably has thickness of 10-60μm, or further preferably 15-30μm, and width of 50-500mm, or further preferably 125-300mm.

[0049]

10 Insulating material used for forming the base layer 33 is not limited to any particular insulating material. The insulating materials that may be used include, for example, synthetic resins such as polyimide resin, acrylic resin, polyether nitrile resin, polyether sulfonic resin, polyethylene terephthalate resin, polyethylene naphthalate resin and polyvinyl chloride
 15 resin. Of these synthetic resins, a photosensitive resin is preferably used as the base layer. A photosensitive polyimide resin is further preferably used.

[0050]

Then, for example when the base layer 33 is formed in the specified
 20 pattern on the supporting board 32 by using photosensitive polyimide resin, liquid solution of precursor of the photosensitive polyimide resin is applied to the whole area of the supporting board 32 prepared first, and then is dried, for example, at 60-150°C, to form a coating 33p of the precursor of the photosensitive polyimide resin, as shown in FIG. 10(a).

25 [0051]

Then, the coating 33p is exposed to light through a photomask 40, as shown in FIG. 10(b). If required, the exposed part is heated to a specified temperature. Thereafter, the coating 33p is developed to form the coating 33p into a specified pattern, as shown in FIG. 10(c). Preferably, radiation
5 irradiated for the exposure has an exposure wavelength in the range of 300-450nm, or preferably 350-420nm. An integrated quantity of exposure light is preferably in the range of 100-1,000mJ/cm², or further preferably 200-700mJ/cm². Further, when the exposed part of the coating 33p irradiated is heated, for example, at a temperature in the range of not less
10 than 130°C to less than 150°C, it is solubilized (positive type) for the next processing procedure (development), while on the other hand, when heated, for example, at a temperature in the range of not less than 150°C to not more than 180°C, it is non-solubilized (negative type) for the next processing procedure (development). The development can be performed by any
15 known method, such as a dipping process and a spraying process, by using a known developing solution such as alkaline developer. Preferably, the manufacturing method uses the negative type to produce the circuit pattern. Illustrated in FIG. 10 is an embodiment using the process steps of negative type for patterning the circuit.

20 [0052]

As shown in FIG. 10(d), the coating 33p of the precursor of the polyimide resin thus patterned is finally heated, for example, to 250°C or more to be cured (imidized), whereby the base layer 33 of polyimide resin is formed in the specified pattern. The base layer 33 thus formed have a
25 thickness in the range of e.g. 2-30µm, or preferably 5-20µm.

[0053]

Sequentially, the conductive pattern 34 is formed on the base layer 33 in the form of a specified wired circuit pattern, as shown in FIG. 10(e). The conductive materials that may be used for forming the conductive pattern 5 34 include metals, such as copper, nickel, gold, solder or alloys thereof. Copper is preferably used. To form the conductive pattern 34 in the specified wired circuit pattern, the conductive pattern 34 may be formed on the base layer 33 in the specified wired circuit pattern in any known patterning process, such as the subtracting process, the additive process 10 and the semi-additive process. In this method, the semi-additive process is preferably used.

[0054]

The conductive pattern 34 thus formed is in the form of a pattern formed by the plurality of lines of wire 34a, 34b, 34c and 34d which are 15 spaced from each other in parallel with a given interval, as mentioned above. The conductive pattern 34 has a thickness in the range of e.g. 2-30 μm , or preferably 5-20 μm . The lines of wire 34a, 34b, 34c and 34d have a line width in the range of e.g. 10-500 μm , or preferably 30-200 μm . The interval (space width) between the adjacent lines of wire 34a, 34b, 34c and 20 34d is in the range of e.g. 10-500 μm , or preferably 30-200 μm .

[0055]

Sequentially, the conductive pattern 34 is covered with the cover layer 35 of insulating material, as shown in FIG. 10(f)-(i). The same insulating material as the insulating material of the base layer 35 is used for forming 25 the cover layer 35. Preferably, photosensitive polyimide resin is used

therefor.

[0056]

For example when the cover layer 35 is formed by using the photosensitive polyimide resin, liquid solution of precursor of the photosensitive polyimide resin is applied to the whole area of the supporting board 32 and the base layer 33, first, and then is dried at a temperature in the range of e.g. 60-150°C, in the same manner as in the patterning of the base layer 33, to form a coating 35p of the precursor of the photosensitive polyimide resin, as shown in FIG. 10(f). Then, the coating 35p is exposed to light through the photomask 41, as shown in FIG. 10(g). If required, the exposed part is heated to a certain temperature. Thereafter, the coating 35p is developed to be patterned so that the conductive pattern 34 can be covered with the coating 35p, as shown in FIG. 10(h).

[0057]

In the patterning of the coating 35p, the photomasks 41 are placed to confront the areas where the external-side connecting terminals 38 are formed, so that the front side of the conductive pattern 34 can be exposed from the coating 35p to form the cover-side opening 42. To be more specific, the coating 35p is opened so that the cover-side opening 42 can be formed in such a rectangle shape as to include the lines of wire 34a, 34b, 34c and 34d, so as to provide the external-side connecting terminals 38 in the form of the flying lead, as mentioned later.

[0058]

The coating 35p can be exposed to light and developed under the same condition as the condition for exposing and developing the base layer 33.

Shown in FIG. 10 is the patterning in which the coating 35p is patterned in the negative type in the same manner as in the case of the base layer 33.

[0059]

As shown in FIG. 10(i), the coating 35p of the precursor of the polyimide resin thus patterned is finally heated, for example, to 250°C or more to be cured (imidized), whereby the cover layer 35 made of polyimide resin is formed on the conductive pattern 34. The cover layer 35 has a thickness in the range of e.g. 1-30µm, or preferably 2-5µm.

[0060]

Before the cover layer 35 is formed on the conductive pattern 34, the conductive pattern 34 may be protected by a thin film of rigid nickel by nickel plating.

[0061]

In the suspension board with circuit 31 thus formed, the external-side connecting terminals 38 are presented in the form of the flying lead exposed at both sides of the conductive pattern 34, as shown in FIG. 10(j)-(l).

[0062]

The external-side connecting terminals 38 are presented in the form of the terminals exposed at both sides of the conductive pattern 34 in the following processes. First, as shown in FIG. 10(j), supporting-board-side openings 43 are formed in the supporting board 32 at portions thereof where the external-side connecting terminals 38 are formed or at portions thereof corresponding to the cover-side openings 42 of the cover layer 35, so that the base layer 33 can be exposed. The supporting-board-side openings 43 can be formed by any known method. For example, after all area of the

supporting board 32 but the areas of the same corresponding to the supporting-board-side openings 43 are subjected to masking, they are chemically etched.

[0063]

5 Sequentially, as shown in FIG. 10(k), base-side openings 44 are formed in the base layer 33 exposed in the supporting-board-side openings 43 of the supporting board 32, so as to expose the conductive pattern 34. Though the base-side openings 44 can be formed by a known method, the base-side openings 44 are preferably formed by etching or by plasma
10 etching, in particular. The etching enables a portion of the base layer 33 to be precisely cut from the exposed surface of the base layer 33 to the back side of the conductive pattern 34.

[0064]

15 In the plasma etching, the supporting board 32 can be used as the mask to etch the entire base layer 33 exposed in the supporting-board-side openings 43 of the supporting board 32. For example, after the sample is disposed between opposed electrodes in an atmosphere in which a prescribed gas is filled in therebetween, high-frequency plasma is produced therebetween. The prescribed gases that may be used include, for example,
20 He, Ne, Ar, Xe, Kr, N₂, O₂, CF₄ and NF₃. Of these gases, Ar, O₂, CF₄ and NF₃ are preferably used. These gases may be used in mixture in a prescribed proportion. The gas pressure (degree of vacuum) is in the range of 0.5-200Pa, or preferably 10-100Pa. Cited as the conditions required for producing the high-frequency plasma are the frequency in the range of e.g.
25 10kHz-20MHz, or preferably 10kHz-100kHz, and the power required for the

plasma etching in the range of e.g. 0.5-10W/cm², or preferably 1-5W/cm². The frequency in the range of 10kHz-100kHz can make it easy to match with a plasma etching device (tune for resistances). In these atmospheric conditions, the sample is disposed on the electrodes whose temperature is controlled to e.g. 0-120°C, or preferably 10-80°C, and is etched for the time
5 required for the base layer 33 to be etched to a predetermined thickness.

[0065]

Since the base-side openings 44 of the base layer 33 thus formed are formed by using the supporting board 32 as the mask, they can be formed in
10 the same size and shape as the supporting-board-side openings 43 of the supporting board 32.

[0066]

Thereafter, as shown in FIG. 10(l), metal plated layers 45 are simultaneously formed by plating on both sides of the conductive pattern 34
15 thus exposed. The metal plated layers 45 can be formed by using either the electrolysis plating or the electroless plating, without any particular limitation. Also, the plating can be formed by using any known metal, without any particular limitation. Preferably, the electrolysis nickel plating and the electrolysis gold plating are sequentially performed to form
20 a gold plated layer 47 on a nickel plated layer 46. Preferably, the nickel plated layer 46 and the gold plated layer 47 both have a thickness in the range of about 1-5µm. As a result of this, the external-side connecting terminals 38 are formed with the conductive pattern exposed at both sides thereof.

25 [0067]

As shown in FIG. 11, in the external-side connecting terminals 38 of the suspension board with circuit 31, widened portions 49 as reinforcing portions extending in a widthwise direction substantially orthogonal to an extending direction of the conductive pattern 34 are provided in the
5 conductive pattern 34 in the crossing areas 48 where the ends of the cover-side opening 42/the base-side opening 44 and the conductive patterns 34 are crossed each other, as is the case with the wired circuit board 11.

[0068]

To be more specific, the widened portions 49 are formed in the
10 respective lines of wire 34a, 34b, 34c and 34d at positions thereof which correspond to the crossing areas 48 (two areas per each line of wire) and arranged with space from each other along the longitudinal directions of the lines of wire 34a, 34b, 34c and 34d. The widened portions 49 are formed in such a generally round shape as to protrude widthwise from the lines of
15 wire 34a, 34b, 34c and 34d, as shown in FIG. 11(b). Each widened portion 49 is arranged, with its generally outer half portion embedded in the cover layer 35/base layer 33 and its generally inner half portion exposed in the cover-side opening 42, the base-side opening 44 and the supporting-board-side opening 43, when a maximum widthwise length between the adjacent
20 lines of wire is defined as a boundary between the outer half portion and the inner half portion, as is the case with widened portions 22 of the wired circuit board 11. Thus, the external-side connecting terminals 38 are formed in such a dumbbell shape that the lines of wire 34a, 34b, 34c and 34d are protruded widthwise at both ends thereof in the cover-side opening
25 42, the base-side opening 44 and the supporting-board-side opening 43.

[0069]

The widened portions 49 may be made identical in the maximum widthwise length and the longitudinal length extending along the extending direction of the conductive pattern 34 with the widened portions 22 of the wired circuit board 11 mentioned above. Also, the widened portions 49 may be formed in any shape other than the generally round shape, as long as they are shaped to protrude widthwise and have widths larger than the usual width. For example, the widened portion 49 may be formed in rectangle.

10 [0070]

The external-side connecting terminals 38 having these widened portions 49 can be formed in the processes given below. The widened portions 49 are formed with the patterning of the wired circuit pattern in the process of forming the conductive pattern 34. Then, in the processes of FIG. 10(h) and (k), the cover layer 35, the supporting board 32 and the base layer 33 are each opened so that the maximum widthwise length of the widened portion 49 can be within the crossing areas 48 and thereby the cover-side opening 42, the supporting-board-side opening 43 and the base-side opening 44 are formed. Thereafter, in the process shown in FIG. 10(i), the metal plated layer 45 is formed on each side of the conductive pattern 34 exposed in the cover-side opening 42 and the base-side opening 44/supporting-board-side opening 43.

[0071]

In this formation of the suspension board with circuit 31, since the widened portions 49 widened in the widthwise direction of the conductive

pattern 34 are formed in the conductive pattern 34 in the crossing areas 48 where the ends of the cover-side opening 42/base-side opening 44 and the conductive pattern 34 are crossed each other, the physical strength of the conductive pattern 34 at the ends of the cover-side opening 42 and at the ends of the base-side opening 44 can be reinforced. This can produce the effect that for example when the conductive pattern 34 are subject to stress concentration at exposed portions thereof at ends of the cover-side opening 42 and base-side opening 44 in the process of bonding the external-side connecting terminals 38 and the read/write terminals 54 by applying supersonic vibration of the bonding tool, the disconnection of the conductive pattern 34 can be effectively prevented, thus providing further improved connection reliability.

[0072]

In addition, the suspension board with circuit 31 may be formed so that the external-side connecting terminals 38 presented in the form of this flying lead can have cover-side projections 50 formed as the reinforcing portions and base-side projections 51 formed as the reinforcing portions, as shown in FIG. 12. Specifically, the cover-side projections 50 are formed to project from the ends of the cover-side opening 42 onto the conductive pattern 34 in the cover-side opening 42 in the cover layer 35 in the crossing areas 48 where the ends of the cover-side opening 42/the base-side opening 44 and the conductive patterns 34 are crossed each other. The base-side projections 51 are formed to project from the ends of the base-side opening 44 onto the conductive pattern 34 in the base-side opening 44 in the base layer 33 in the crossing areas 48.

[0073]

To be more specific, the cover-side projections 50 and the base-side projections 51 are formed in the lines of wire 34a, 34b, 34c and 34d at positions thereof corresponding to the crossing areas 48, two for each, with

5 spaced from each other along the longitudinal direction of the lines of wire 34a, 34b, 34c and 34d, as shown in FIG. 12(b). These projections are formed in a convex shape projecting inwardly from the ends of the cover-side opening 42 and the base-side opening 44 along the extending direction of the lines of wire 34a, 34b, 34c and 34d, respectively. The cover-side

10 projections 50 and the base-side projections 51 are overlapped with the lines of wire 34a, 34b, 34c and 34d and are so tapered (shaped generally in triangle as viewed from the top) that the overlap can gradually reduce toward the inside of the cover-side opening 42/base-side opening 44, respectively. As a result of this, the external-side connecting terminals 38

15 are so formed that the lines of wire 34a, 34b, 34c and 34d can be covered with the cover-side projections 50 and the base-side projections 51 at opposite ends thereof in the cover-side opening 42 and the base-side opening 44.

[0074]

20 The cover-side projections 50 and the base-side projections 51 may be made identical in projection length and basal width with the cover-side projections 25 and the base-side projections 26 of the wired circuit board 11. Also, the shape of the cover-side projections 50 and the base-side projections 51 is not limited to the one shown in FIG. 12(b), as long as those projections

25 have such a shape as to overlap with the lines of wire 34a, 34b, 34c and 34d

along the longitudinal direction of the lines of wire 34a, 34b, 34c and 34d. For example, the cover-side projections 50 and the base-side projections 51 may be formed to project toward the inside thereof in a tapered manner, with the basal width slightly larger than the line width of the lines of wire 34a, 34b, 34c and 34d. Further, those projections 50, 51 may be formed in such a rectangular shape as to overlap with the lines of wire 34a, 34b, 34c and 34d along the longitudinal direction of the lines of wire 34a, 34b, 34c and 34d, without limiting to the generally triangle shape.

[0075]

10 The external-side connecting terminals 38 having these cover-side projections 50 and the base-side projections 51 can be formed as follows. In the processes FIG. 10(g)-(i), the cover layer 35 is opened in such a manner as to form the cover-side projections 50 to thereby produce the cover-side opening 42. In the process of FIG. 10(k), the base layer 33 is opened in
15 such a manner as to form the base-side projections 50 to thereby produce the base-side opening 44. Thereafter, in the process of FIG. 10(l), the metal plated layer 45 is formed on each side of the conductive pattern 34 exposed in the cover-side opening 42 and the base-side opening 44.

[0076]

20 In this formation of the suspension board with circuit 31, since the cover-side projections 50 and the base-side projections 51 are formed at the cover layer 35 and the base layer 33 in the crossing areas 48 where the ends of the cover-side opening 42/base-side opening 44 and the conductive patterns 43 are crossed each other, so as to project from the ends of the
25 cover-side opening 42/the base-side opening 44 onto the conductive pattern

34 in the cover-side opening 42 and the base-side opening 44, respectively, the physical strength of the conductive pattern 34 at the ends of the cover-side opening 42 and at the ends of the base-side opening 44 can be reinforced. This can produce the effect that for example when the
5 conductive pattern 34 are subject to stress concentration at exposed portions thereof at ends of the cover-side opening 42 and base-side opening 44 in the process of bonding the external-side connecting terminals 38 and the read/write terminals 54 by applying supersonic vibration of the bonding tool, the disconnection of the conductive pattern 34 can be effectively
10 prevented, thus providing improved connection reliability.

[0077]

It is to be noted that in the suspension board with circuit 31, both of cover-side projections 50 and the base-side projections 51 are not necessarily required. For example, only the cover-side projections 50 may
15 be formed, as shown in FIG. 13. Alternatively, only the base-side projections 51 may be formed, as shown in FIG. 14.

[0078]

Further, modification may be made of the invention by forming the widened portions 49 in the conductive pattern 34 and also forming the
20 cover-side projections 50 in the cover layer 35 and/or forming the base-side projections 51 in the base layer 33, though not shown.

[0079]

In this suspension board with circuit 31, the external-side connecting terminals 38 may be formed in such a manner that the conductive pattern
25 34 is depressed toward the supporting board 32 with respect to the

remaining portions of the conductive pattern 34 at its portions corresponding to the external-side connecting terminals 38 and also the base-side opening 44 and the supporting-board-side opening 43 are made larger than the areas in which the metal plated layers 45 are formed, as shown in FIG. 15(a). In the external-side connecting terminals 38 thus formed, the widened portion 49 may be formed in the conductive pattern 34 in the crossing areas 48 where the ends of the cover-side opening 42/base-side opening 44 and the conductive pattern 34 are crossed each other, as shown in FIG. 12(b).

10 [0080]

This suspension board with circuit 31 can be formed in the processes shown in FIG. 16, for example. First, the coating 33p of the liquid solution of precursor of the photosensitive polyimide resin is formed on the previously prepared supporting board 32 in the same manner as in the above, as shown in FIG. 16(a). Then, as shown in FIG. 16(b), in the process of exposing the coating 33p to light, in addition to the photomasks 40 that permit no irradiated light to transmit through the masks, photomasks 52 that permit the irradiated light to partially transmit through the masks (average transmittance ratio in the range of 1-99%) are placed to confront the areas for the external-side connecting terminals 38 to be formed in the coating 33p. Then, the coating 33p is exposed to light through the photomask 52, such that the area in the coating 33p in which the external-side connecting terminals 38 is to be formed is exposed to a smaller amount of light exposure than an amount of light exposure to the remaining areas of the coating 33p. Sequentially, the coating is developed and cured, as

mentioned above. As a result of this, the areas of the base layer 33 in which the external-side connecting terminals 38 is to be formed is made smaller in thickness than the remaining areas of the base layer 33, as shown in FIG. 16(c) and (d).

5 [0081]

The photomasks 52 may be formed in the following manner. For example, a semi-translucent part of the front surface of the photomask 52 is finely roughened so that components of irregular reflection on the front surface of the photomask 52 can be increased to reduce components of the transmitted light in that part. Or, an irradiated light absorbing film is stuck on the semi-translucent part of the photomask 52 so that the components of the transmitted light in that semi-translucent part can be reduced. Or, a pattern having a light transmitting area and a light shielding area is formed on the semi-translucent part of the photomask 52 so that the components of the transmitted light in that part can be reduced.

15 [0082]

Further, in the case of the photomask 52 comprising a thin metal film forming a light-shielding pattern thereon, a thin metal film smaller in thickness than the thin metal film of the photomask 52 may be formed on the semi-translucent part of the photomask 52 so that the components of the transmitted light in that semi-translucent part can be reduced. In other words, this photomask 52 can be formed in the following manner: A photomask 52 with no thin metal film formed in the semi-translucent part thereof (a conventional photomask) is formed. After a resist is formed on that photomask 52 so that only the semi-translucent part can be exposed, a

thin metal film made of e.g. chromium smaller in thickness than the above-mentioned thin metal film is formed on the photomask 52 by vapor deposition or by plating and, thereafter, the resist is peeled.

[0083]

5 Of these photomasks 52, the photomasks 52 each having the semi-translucent part 53 on which the pattern of the light transmitting area and the light shielding area is formed as shown in FIG. 17 are preferably used. These photomasks 52 are each made of a sheet of glass, such as quartz glass or soda glass, of thickness of 2-5mm. The thin metal film formed on the

10 semi-translucent part 53 of the photomask 52 made of the glass is patterned so that the light transmission ratio (transmissivity) in the semi-translucent part 53 of the glass can be reduced more than in the remaining parts of the glass. The pattern of the thin metal film can be formed, for example, by the process that after a thin metal film made of e.g. chromium is formed on

15 the whole area of the glass by vapor deposition or by plating, the thin metal film is patterned by use of laser or electron beam. To be more specific, the pattern of the semi-translucent part 53 is preferably presented in the form of a repeat pattern in which the light transmitting portions and the light shielding portions being alternately arranged at a not more than $6 \mu m$ pitch

20 (width of the light transmitting portion and the light shielding portion) and of which averaged transmittance ratio is not more than 80% or preferably not more than 50%. For example, a striped pattern having the average transmission ratio of about 50% as shown in FIG. 17(a); a latticed pattern having the average transmission ratio of about 25% as shown in FIG. 17(b);

25 a circular staggered pattern having the average transmission ratio of about

25% as shown in FIG. 17(c); and a circular staggered pattern having the average transmission ratio of about 70% as shown in FIG. 17(d) are preferably used.

[0084]

5 While the patterning is provided in the negative type in the embodiment mentioned above, the patterning can be provided in the positive type as well. For example when the patterning is provided in the positive type, the photomask 52 may be so structured that the transmission ratio of irradiated light in the semi-translucent part of the photomask can
10 be increased more than in the remaining parts of the photomask.

[0085]

The base layer 33 thus formed has a thickness in the range of e.g. 2-30 μ m, or preferably in the range of 5-20 μ m. The base layer 33 usually has a thickness of about 10 μ m. The area of the base layer 33 in which the
15 external-side connecting terminals 38 are to be formed has a thickness of usually 80% or less of the thickness of the remaining areas. For example, that area of the base layer 33 preferably has thickness of not more than 8 μ m, or further preferably not more than 5 μ m. Suppose that the area of the base layer 33 in which the external-side connecting terminals 38 are to
20 be formed has thickness of 8 μ m or less, when the remaining areas have a usual thickness of 10 μ m, the time required for the opening to be formed in the later stage can be shortened to the extent corresponding to 2 μ m.

[0086]

The area of the base layer 33 in which the external-side connecting
25 terminals 38 are to be formed has a lower limit of thickness or a minimum

thickness to serve as a barrier layer against the conductive pattern 34 when the supporting board 32 is opened. For example, the area of the base layer 33 in which the external-side connecting terminals 38 are to be formed can have e.g. $3\mu\text{m}$, or further about $1\mu\text{m}$, as the minimum thickness. Accordingly, the area of the base layer 33 in which the external-side connecting terminals 38 are to be formed preferably has a thickness in the range of $0.1\text{-}8\mu\text{m}$ or further preferably $1.0\text{-}5\mu\text{m}$.

[0087]

Sequentially, the conductive pattern 34 is formed on the base layer 33 in the form of a specified wired circuit pattern in the same manner as in the above, as shown in FIG. 16(e). Since the areas of the base layer 33 on which the external-side connecting terminals 38 are to be formed are made smaller in thickness than the remaining areas of the base layer 33, the conductive pattern 34 is formed so that its portions on which metal plated layers 45 are formed in the later stage are depressed toward the supporting board 32 with respect to the remaining portions of the conductive pattern 34 to an extent corresponding to the reduced thickness. In this formation of the conductive pattern 34, the widened portions 49 are formed simultaneously with the patterning of the wired circuit pattern.

[0088]

Sequentially, as shown in FIG. 16(f)-(i), the conductive pattern 34 is covered with the cover layer 35 in the same manner as in the above. Then, the cover-side opening 42 is formed in the area of the conductive pattern 34 in which the external-side connecting terminal 38 is to be formed so that the maximum lengths of the widened portions 49 are placed in the crossing

areas 48. Thereafter, the supporting-board-side opening 43 is formed to be larger than the area of the supporting board 32 corresponding to the cover-side opening 42, as shown in FIG. 16(j). Then, the base-side opening 44 is formed in the base layer 33 exposed in the supporting-board-side opening 43 so that the maximum lengths of the widened portions 49 are placed in the crossing areas 48, as shown in FIG. 16(k). Thereafter, the metal plated layers 45 is formed on each side of the conductive pattern 34 exposed in the cover-side opening 42 and in the base-side opening 44/ supporting-board-side opening 43, as shown in FIG. 16(l). The metal plated layer 45 thus formed is positioned with a certain space between its periphery and the peripheries of the base-side opening 44 and supporting-board-side opening 43.

[0089]

When the suspension board with circuit 31 is produced in this method, the base layer 33 is formed to have smaller thickness at the base-side opening 44 for exposing the conductive pattern 34 than at the remaining portions of the base layer 33 in the process of forming the base layer 33. Consequently, when the base layer 33 is etched in the process of forming the external-side connecting terminals 38, as shown in FIG. 16(k), the etching time required for the conductive pattern 34 to be exposed can be shortened to an extent corresponding to the difference between the reduced thickness of the base layer 33 at the opening portions 31 and the thickness of the remaining portions. This enables the conductive pattern 34 to be exposed in a short time, and as such can provide improved efficiency in producing the external-side connecting terminals 38 in the form of the flying lead

exposed at both sides thereof.

[0090]

In this formation, since the base-side opening 44 and the supporting-board-side opening 43 are formed to be larger than the exposed portion of the conductive pattern 34, a certain space is left between the periphery of the metal plated layer 45 and the peripheries of the base-side opening 44 and supporting-board-side opening 43. This can produce the effect that for example when the metal plated layer 45 is increased in thickness for improvement in connection reliability, the metal plated layer 45 and the supporting board 32 can be prevented from contacting with each other. This can surely prevent occurrence of a short circuit from the contact between the metal plated layer 45 and the supporting board 32, thus providing improved connection reliability and voltage proof property of the suspension board with circuit 32.

15 [0091]

In the suspension board with circuit 31, the interval formed between the periphery of the metal plated layer 45 and the periphery of the supporting-board-side opening 43 is preferably at least 1 μ m, or preferably in the order of 2-100 μ m.

20 [0092]

Further, in this formation, since the area of the conductive pattern 34 in which the metal plated layer 45 is formed is so formed as to be depressed toward the supporting board 32, the distance from the front side of the supporting board 32 to the front side of the metal plated layer 45 is shortened to an extent corresponding to the depression with respect to the

remaining areas of the conductive pattern 34 and, as a result of this, the metal plated layers 45 are placed closer to the outside of the supporting board 32 to that extent. This can produce the effect that for example when the external-side connecting terminals 38 are connected with read/write terminals 54 of the read/write board 39 in such a manner that the read/write terminals 54 are laid over the metal plated layers 45 and are bonded to each other by applying supersonic vibration of the bonding tool, the pressure bonding can be well ensured, thus providing further improved connection reliability.

10 [0093]

In the suspension board with circuit 31 thus formed, the thicknesswise interval formed between the front side of the metal plated layers 45 and the interface between the base layer 33 and the supporting board 32 is preferably $\pm 6\mu\text{m}$, or further preferably $\pm 2\mu\text{m}$.

15 [0094]

This suspension board with circuit 31 may be formed so that the external-side connecting terminals 38 presented in the form of the flying lead can have cover-side projections 50 formed as the reinforcing portions and base-side projections 51 formed as the reinforcing portions, as shown in FIG. 18. Specifically, the cover-side projections 50 are formed to project from the ends of the cover-side opening 42 onto the conductive pattern 34 in the cover-side opening 42 in the cover layer 35 in the crossing area 48 where the ends of the cover-side opening 42/the base-side opening 44 and the conductive patterns 34 are crossed each other. The base-side projections 51 are formed to project from the ends of the base-side opening 44 onto the

conductive pattern 34 in the base-side opening 44 in the base layer 33 in the crossing areas 48.

[0095]

To be more specific, the cover-side projections 50 and the base-side
5 projections 51 are formed in the respective lines of wire 34a, 34b, 34c and
34d at positions thereof corresponding to the crossing areas 48 (two areas
per each line of wire) and arranged with space from each other along the
longitudinal direction of the lines of wire 34a, 34b, 34c and 34d, as shown in
FIG. 18(b). These projections are formed in a convex shape projecting
10 inwardly from the ends of the cover-side opening 42 and the base-side
opening 44 along the extending direction of the lines of wire 34a, 34b, 34c
and 34d, respectively. The cover-side projections 50 and the base-side
projections 51 are overlapped with the lines of wire 34a, 34b, 34c and 34d
and are so tapered (shaped generally in triangle as viewed from the top)
15 that the overlap can gradually reduce toward the inside of the cover-side
opening 42/base-side opening 44, respectively. As a result of this, the
external-side connecting terminals 38 are so formed that the lines of wire
34a, 34b, 34c and 34d can be covered with the cover-side projections 50 and
the base-side projections 51 at opposite ends thereof in the cover-side
20 opening 42 and the base-side opening 44.

[0096]

The cover-side projections 50 and the base-side projections 51 may be
made identical in projection length and basal width with the cover-side
projections 25 and the base-side projections 26 of the wired circuit board 11
25 mentioned above. Also, the shape of the cover-side projections 50 and the

base-side projections 51 is not limited to the one shown in FIG. 18(b), as long as those projections have such a shape as to overlap with the lines of wire 34a, 34b, 34c and 34d along the longitudinal direction of the lines of wire 34a, 34b, 34c and 34d. For example, the cover-side projections 50 and
5 the base-side projections 51 may be formed to project toward the inside thereof in a tapered manner, with the basal width slightly larger than the line width of the lines of wire 34a, 34b, 34c and 34d. Further, those projections 50, 51 may be formed in such a rectangular shape as to overlap with the lines of wire 34a, 34b, 34c and 34d along the longitudinal direction
10 of the lines of wire 34a, 34b, 34c and 34d, without limiting to the generally triangle shape.

[0097]

In the suspension board with circuit 31 shown in FIG. 18, the base-side opening 44 is formed to be larger in area than the cover-side opening 42,
15 so that the base-side projection 51 is formed to be larger in length than the cover-side projection 50 to that extent corresponding to the difference in area between the base-side opening 44 and the cover-side opening 42, as shown in FIG. 18(a).

[0098]

20 The external-side connecting terminals 38 having these cover-side projections 50 and the base-side projections 51 are formed as follows. In the process of FIG. 16(g)-(i), the cover layer 35 is opened in such a manner as to form the cover-side projections 50 to thereby produce the cover-side opening 42. In the process of FIG. 16(k), the base layer 33 is opened in
25 such a manner as to form the base-side projections 50 to thereby produce

the base-side opening 44. Thereafter, in the process of FIG. 16(l), the metal plated layer 45 is formed on each side of the conductive pattern 34 exposed in the cover-side opening 42 and the base-side opening 44.

[0099]

5 It is to be noted that in the suspension board with circuit 31 as well, both of cover-side projections 50 and the base-side projections 51 are not necessarily required, as is the case with the above. For example, only the cover-side projections 50 may be formed, as shown in FIG. 19. Alternatively, only the base-side projections 51 may be formed, as shown in
10 FIG. 20.

[0100]

Further, modification may be made of the invention by forming the widened portions 49 in the conductive pattern 34 and also forming the cover-side projections 50 in the cover layer 35 and/or forming the base-side
15 projections 51 in the base layer 33, though not shown.

[0101]

Although the external-side connecting terminals 38 provided in the form of the flying lead have been exclusively discussed above, this suspension board with circuit 31 includes magnetic-head-side connecting
20 terminals 37 provided in the form of the flying lead identical with the external-side connecting terminals 38.

[0102]

EXAMPLES

While in the following, the present invention will be described in
25 further detail with reference to Examples, the present invention is not

limited to any Examples.

[0103]

EXAMPLE 1

A liquid solution of precursor of photosensitive polyimide resin was applied on the stainless steel foil (SUS304 H-TA) having thickness of 20 μ m so that after dried, it could have a thickness of 24 μ m and then dried at 130°C to thereby form a coating of the precursor of the photosensitive polyimide resin (Cf. FIG. 16(a)). Sequentially, the coating was exposed to light (405nm, 1,500mJ/cm²) through a photomask (Cf. FIG. 16(b)). The exposed part of the coating was heated to 180°C and then developed by using an alkaline developer, whereby the coating was patterned with the negative imaging (Cf. FIG. 16(c)). Sequentially, the patterned coating of the precursor of the photosensitive polyimide resin was heated at 350°C to be cured (imidized), whereby a base layer made of polyimide resin of thickness of 10 μ m was formed in the specified pattern (Cf. FIG. 16(d)).

[0104]

In forming the base layer, the photomask of metal film having a latticed repeat pattern in which the light transmitting portions and the light shielding portions are alternately arranged at a not more than 6 μ m pitch (which corresponds to the photomask 52 having the average transmission ratio of about 25% shown in FIG. 17(b)), was positioned over the coating at its portion which is to be opened in the later stage and at which an external-side connecting terminals are to be formed. Then, the coating was exposed to light through the photomask, so that the amount of light exposure in the portion of the coating at which the external-side

connecting terminals are to be formed could be reduced more than the amount of light exposure in the remaining portions of the coating (Cf. FIG. 16(b)). As a result of this, after the coating was developed and cured, the base layer having a thickness of $2\mu\text{m}$ at portions thereof at which the external-side connecting terminals are to be formed and a thickness of $10\mu\text{m}$ at the remaining portions thereof was obtained (Cf. FIG. 16(d)).

[0105]

Sequentially, a thin chrome film of thickness of 300\AA and a thin copper film having thickness of 700\AA were formed in sequence on the whole area of the stainless steel foil and the base layer by a sputtering deposition process. Thereafter, a plating resist having an opposite pattern to the specified wired circuit pattern was formed by use of a dry film resist, and a conductive pattern having the specified wired circuit pattern was formed in the part of the base layer where the plating resist was not formed, in the semi-additive method using the electrolysis copper plating (Cf. FIG. 16(e)). As a result of the base layer being formed to be smaller in thickness at its part at which the external-side connecting terminals are to be formed than at its remaining parts, the conductive pattern thus formed had, at its part at which the external-side connecting terminals are to be formed, concave portions depressed toward the stainless steel foil from the remaining portions of the conductive pattern with respect to the thickness direction by about $8\mu\text{m}$. The conductive pattern was formed to have thickness of $10\mu\text{m}$ and have the wired pattern formed by four lines of wire each having width of $110\mu\text{m}$ and spaced from each other in parallel at interval of $200\mu\text{m}$.

[0106]

Further, generally round widened portions (Cf. FIG. 15(b)), which were widened in the widthwise direction substantially orthogonal to the extending direction of the lines of wire and had the maximum widthwise length of $230\ \mu\text{m}$ and the longitudinal length of $100\ \mu\text{m}$, were formed in the
5 respective lines of wire in crossing areas where the ends of the cover-side opening/the base-side opening and the lines of wire are crossed each other, two for each line of wire.

[0107]

10 Thereafter, the plating resist was removed by chemical etching and then the thin chromium film and the thin copper film on which the plating resist had been formed were removed by chemical etching.

[0108]

Sequentially, a rigid, thin nickel film having thickness of $0.1\ \mu\text{m}$ was
15 formed on the surface of the conductive pattern and the surface of the stainless steel foil by the electroless nickel plating. Thereafter, a liquid solution of a precursor of the photosensitive polyimide resin was applied on the thin nickel film and the base layer and then heated at 130°C to thereby form a coating of the precursor of the photosensitive polyimide resin (Cf.
20 FIG. 16(f)). Sequentially, the coating was exposed to light (405nm , $1,500\text{mJ}/\text{cm}^2$) through the photomask (Cf. FIG. 16(g)). The exposed part of the coating was heated to 180°C and then developed by using an alkaline developer, whereby the coating was patterned so that the conductive layer could be covered with the coating (Cf. FIG. 16(h)). Sequentially, the
25 patterned coating of the precursor of photosensitive polyimide resin was

heated at 350°C to be cured (imidized), whereby the cover layer comprising polyimide resin of thickness of 3μm was formed on the conductive layer (FIG. 16(i)).

[0109]

5 It is to be noted that in forming the cover layer, the cover-side openings were formed in the cover layer so that when the cover layer was patterned, the thin nickel film on the conductive pattern at its part at which the external-side connecting terminals are to be formed could be exposed.

[0110]

10 Sequentially, the external-side connecting terminals were formed in the state in which their both sides were exposed. First, the supporting-board-side openings larger than the cover-side openings were formed in the stainless steel foil at its portions corresponding to the cover-side openings so that the base layer could be exposed (Cf. FIG. 16(j)). The supporting-
15 board-side openings were formed in the process that after all of the areas of the stainless steel foil, except the areas in which the supporting-board-side openings are to be formed, were subjected to masking, the stainless steel foil was subjected to the chemical etching. At the same time as the formation of the supporting-board-side openings, the gimbals were cut into a
20 predetermined shape by the chemical etching.

[0111]

Sequentially, the thin nickel film as was exposed in the cover-side openings was peeled and the thin nickel film formed on the stainless steel foil was peeled.

25 [0112]

Then, the base layer exposed in the supporting-board-side openings of stainless steel foil were opened and thereby the base-side openings were formed to expose the ground formed on the back side of the conductive pattern (Cf. FIG. 16(k)). The base-side openings were formed by the plasma etching. In the plasma etching, with the stainless steel foil as the mask, the entire base layer exposed in the supporting-board-side openings of the stainless steel foil was etched for about 2 minutes in the conditions of: the mixed gas of CF_4 and O_2 ($CF_4/O_2 = 20/80$) used as the gas filled; the gas pressure (degree of vacuum) of 25Pa; the frequency of 13.5MHz; and the power required for the plasma etching of 2,500W.

[0113]

The base-side openings thus formed were formed in the same size and shape as the supporting-board-side openings, and the space of about $50 \mu m$ was defined between the periphery of the ground exposed in the base-side openings and the periphery of the base-side opening/supporting-board-side opening.

[0114]

Thereafter, the ground exposed in the base-side openings were peeled to expose the back side of the conductive pattern. Sequentially, the metal plated layers were formed by performing the electrolysis nickel plating and the electrolysis gold plating being alternately, so that the nickel plated layers having thickness of $2 \mu m$ and the gold plated layer having thickness of $1 \mu m$ were formed on the both sides of the conductive pattern thus exposed (FIG. 16(l)).

[0115]

10195392 07 23 02

The metal plated layers on the back side of the conductive pattern thus formed left the thicknesswise interval of $\pm 2\mu\text{m}$ between the front side of the metal plated layers and the interface between the base layer and the stainless steel foil and also left the interval of $47\mu\text{m}$ between the periphery of the metal plated layer and the periphery of the base-side opening/the supporting-board-side opening.

[0116]

After these processes, the suspension board with circuit was obtained in which the external connecting terminals were presented in the form of the flying lead of the conductive pattern in which the widened portions were formed in the lines of wire, respectively (Cf. FIG. 15).

[0117]

EXAMPLE 2

The suspension board with circuit having the external-side connecting terminals produced in the form of the flying lead of the conductive pattern whose lines of wire were covered with the base-side projections at their exposed ends was produced (FIG. 20) in the same operation as in Example 1, except that instead of forming the widened portions in the lines of wire of the conductive pattern, the base-side projections of generally triangle as viewed from the top having the basal width of $110\mu\text{m}$ and the projection length of $200\mu\text{m}$ were formed in the base layer in the crossing areas (two areas per each line of wire) where the ends of the base-side opening and the lines of wire are crossed each other, so as to project from the ends of the base-side opening onto the conductive pattern in the base-side opening in the process of opening the base layer to form the base-side openings (Cf. FIG.

16(k).

[0118]

COMPARATIVE EXAMPLE 1

5 Except that no widened portions were formed in the lines of wire of the
conductive pattern, the suspension board with circuit having the external-
side connecting terminals presented in the form of the flying lead was
produced (Cf. FIG. 21) in the same operation as in Example 1.

[0119]

EVALUATION

10 After being bonded to the external terminals comprising gold pads by
applying supersonic vibration thereto by use of the bonding tool, the
external-side connecting terminals of the suspension boards with circuit
obtained in Examples 1 and 2 and Comparative Example 1 were put to the
peel tests to measure the bonding strength.

15 [0120]

The test results are shown in Table 1 given below. It should be noted
that all destructions occurred in the conductive patterns of the suspension
boards with circuit of Examples 1 and 2 took place in the areas where the
conductive pattern was covered with the cover layer and the base layer.

20 [0121]

Table 1

	Example 1	Example 2	Comparative Example 1
Bonding strength in peel test (mN)	540	590	490

[0122]

While illustrative embodiments of the present invention are provided in the above description, such is for illustrative purpose only and is not to be construed restrictively. Modification and variation of the present invention that will be obvious to those skilled in the art is to be covered by
5 the following claims.

WHAT IS CLAIMED IS:

1. A wired circuit board comprising a first insulating layer, a conductive pattern formed on the first insulating layer, a second insulating layer
5 formed on the conductive pattern, and an opening, formed at the same position of the conductive pattern, for allowing the first insulating layer and the second insulating layer to open, so as to form a terminal portion in which front and back sides of the conductive pattern are exposed,

wherein at least any one of the first insulating layer, the second
10 insulating layer and the conductive pattern has reinforcing portions for reinforcing the conductive pattern formed at ends of the opening in crossing areas where ends of the opening and the conductive pattern are crossed each other.

2. A wired circuit board comprising a metal supporting layer, a first
15 insulating layer formed on the metal supporting layer, a conductive pattern formed on the first insulating layer, a second insulating layer formed on the conductive pattern, and an opening, formed at the same position of the conductive pattern, for allowing the metal supporting layer and the first insulating layer, and the second insulating layer to open, so as to form a
20 terminal portion in which front and back sides of the conductive pattern are exposed,

wherein at least any one of the first insulating layer, the second
insulating layer and the conductive pattern has reinforcing portions for
reinforcing the conductive pattern formed at ends of the opening in crossing
25 areas where ends of the opening and the conductive pattern are crossed

each other.

3. The wired circuit board according to Claim 2, wherein the wired circuit board is a suspension board with circuit.

4. A wired circuit board comprising a first insulating layer, a conductive
5 pattern formed on the first insulating layer, a second insulating layer formed on the conductive pattern, and an opening, formed at the same position of the conductive pattern, for allowing the first insulating layer and the second insulating layer to open, so as to form a terminal portion in which front and back sides of the conductive pattern are exposed,

10 wherein the conductive pattern has widened portions formed to extend in a widthwise direction substantially orthogonal to an extending direction of the conductive pattern in crossing areas where ends of the opening and the conductive pattern are crossed each other.

5. A wired circuit board comprising a metal supporting layer, a first
15 insulating layer formed on the metal supporting layer, a conductive pattern formed on the first insulating layer, a second insulating layer formed on the conductive pattern, and an opening, formed at the same position of the conductive pattern, for allowing the metal supporting layer and the first insulating layer, and the second insulating layer to open, so as to form a
20 terminal portion in which front and back sides of the conductive pattern are exposed,

wherein the conductive pattern has widened portions formed to extend in a widthwise direction substantially orthogonal to an extending direction of the conductive pattern in crossing areas where ends of the opening and
25 the conductive pattern are crossed each other.

6. The wired circuit board according to Claim 5, wherein the wired circuit board is a suspension board with circuit.

7. A wired circuit board comprising a first insulating layer, a conductive pattern formed on the first insulating layer, a second insulating layer
5 formed on the conductive pattern, and an opening, formed at the same position of the conductive pattern, for allowing the first insulating layer and the second insulating layer to open, so as to form a terminal portion in which front and back sides of the conductive pattern are exposed,

wherein the first insulating layer and/or the second insulating layer
10 have projections projecting from ends of the opening onto the conductive pattern in the opening in the crossing area where the ends of the opening and the conductive pattern are crossed each other.

8. A wired circuit board comprising a metal supporting layer, a first insulating layer formed on the metal supporting layer, a conductive pattern
15 formed on the first insulating layer, a second insulating layer formed on the conductive pattern, and an opening, formed at the same position of the conductive pattern, for allowing the metal supporting layer and the first insulating layer, and the second insulating layer to open, so as to form a terminal portion in which front and back sides of the conductive pattern are
20 exposed,

wherein the first insulating layer and/or the second insulating layer have projections projecting from ends of the opening onto the conductive pattern in the opening in the crossing areas where the ends of the opening and the conductive pattern are crossed each other.

25 9. The wired circuit board according to Claim 8, wherein the wired circuit

board is a suspension board with circuit.

ABSTRACT OF THE DISCLOSURE

A wired circuit board having a terminal portion formed as a flying lead that can provide enhanced strength of the conductive pattern, both sides of which are exposed, by simple construction to effectively prevent disconnection of the conductive pattern. The wired circuit board having the terminal portion formed as the flying lead in which the both sides of the conductive pattern are exposed includes, in crossing areas where ends of a cover-side opening and ends of a base-side opening and the conductive pattern are crossed each other, (i) the widened portions formed in the conductive pattern or (ii) cover-side projections and base-side projections formed in the cover layer and the base layer, respectively.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

Declaration and Power of Attorney for Patent Application

特許出願宣言書及び委任状

Japanese Language Declaration

日本語宣言書

私は、以下に記名された発明者として、ここに下記の通り宣言する：

As a below named inventor, I hereby declare that:

私の住所、郵便の宛先として国籍は、私の氏名の後に記載された通りである。

My residence, post office address and citizenship are as stated next to my name.

下記の名称の発明について、特許請求範囲に記載され、且つ特許が求められている発明主題に関して、私は、最初、最先且つ唯一の発明者である（唯一の氏名が記載されている場合）か、或いは最初、最先且つ共同発明者である（複数の氏名が記載されている場合）と信じている。

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

WIRED CIRCUIT BOARD

上記発明の明細書はここに添付されているが、下記の欄がチェックされている場合は、この限りでない：

the specification of which is attached hereto unless the following box is checked:

_____ の日に出版され、
この出版の米国出版番号またはPCT国際出版番号は、
_____ であり、且つ
_____ の日に補正された出版（該当する場合）

was filed on _____
as United States Application Number or
PCT International Application Number
_____ and was amended on
_____ (if applicable).

私は、上記の補正書によって補正された、特許請求範囲を含む上記明細書を検討し、且つ内容を理解していることをここに表明する。

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

私は、連邦規則法典第37編規則1.56に定義されている、特許性について重要な情報を開示する義務があることを認める。

I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

Burden Hour Statement: This form is estimated to take 0.4 hours to complete. Time will vary depending upon the need of the individual case. Any comments on the amount of time you are required to complete this form should be sent to Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner of Patents and Trademarks, Washington, DC 20231.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

Japanese Language Declaration (日本語宣言書)

私は、ここに、以下に記載した外国での特許出願または発明者証の出願、或いは米国以外の少なくとも一國を指定している米国法典第35編第365条(a)によるPCT国際出願について、同第119条(e)(d)項又は第365条(b)項に基づいて優先権を主張するとともに、優先権を主張する本出願の出願日より前の出願日を有する外国での特許出願または発明者証の出願、或いはPCT国際出願については、いかなる出願も、下記の枠内をチェックすることにより示した。

I hereby claim foreign priority under Title 35, United States Code, Section 119(a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or 365(a) of any PCT International application which designated at least one country other than the United States listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or PCT International application having a filing date before that of the application for which priority is claimed.

Prior Foreign Application(s)
外国での先行出願

Priority Not Claimed
優先権主張なし

2001-216812 (Number) (番号)	Japan (Country) (国名)	17th / July / 2001 (Day/Month/Year Filed) (出願日/月/年)	<input type="checkbox"/>
 (Number) (番号)	 (Country) (国名)	 (Day/Month/Year Filed) (出願日/月/年)	<input type="checkbox"/>

私は、ここに、下記のいかなる米国仮特許出願についても、その米国法典第35編第119条(e)項の利益を主張する。

I hereby claim the benefit under Title 35, United States Code, Section 119(e) of any United States provisional application(s) listed below.

 (Application No.) (出願番号)	 (Filing Date) (出願日)	 (Application No.) (出願番号)	 (Filing Date) (出願日)
---------------------------------	----------------------------	---------------------------------	----------------------------

私は、ここに、下記のいかなる米国出願についても、その米国法典第35編第120条に基づく利益を主張し、又米国を指定するいかなるPCT国際出願についても、その同第365条(c)に基づく利益を主張する。また、本出願の各特許請求の範囲の主題が、米国法典第35編第112条第1段に規定された態様で、先行する米国出願又はPCT国際出願に開示されていない場合においては、その先行出願の出願日と本国内出願日またはPCT国際出願日との間の期間中に入手された情報で、連邦規則法典第37編規則1.56に定義された特許性に関わる重要な情報について開示義務があることを承認する。

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s), or 365(c) of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of Title 35, United States Code Section 112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of application.

 (Application No.) (出願番号)	 (Filing Date) (出願日)	(Status: Patented, Pending, Abandoned) (現況: 特許許可、係属中、放棄)
---------------------------------	----------------------------	---

 (Application No.) (出願番号)	 (Filing Date) (出願日)	(Status: Patented, Pending, Abandoned) (現況: 特許許可、係属中、放棄)
---------------------------------	----------------------------	---

私は、ここに表明された私自身の知識に係わる陳述が真実であり、且つ情報と信ずることに基づく陳述が、真実であると信じられることを宣言し、さらに、故意に虚偽の陳述などを行った場合は、米国法典第18編第1001条に基づき、罰金または拘禁、若しくはその両方により処罰され、またそのような故意による虚偽の陳述は、本出願またはそれに対して発行されるいかなる特許も、その有効性に問題が生ずることを理解した上で陳述が行われたことを、ここに宣言する。

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

Japanese Language Declaration
(日本語宣言書)

委任状： 私は本出願を審査する手続を行い、且つ米国特許商標庁との全ての業務を遂行するために、記名された発明者として、下記の弁理士及び/または弁理士を任命する。(氏名及び登録番号を記載すること)

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith (list name and registration number).

書類送付先	Send Correspondence to:

直通電話連絡先：(氏名及び電話番号)	Direct Telephone Calls to: (name and telephone number)

唯一または第一発明者氏名	Full name of sole or first inventor	Makoto KOMATSUBARA
発明者の署名	Inventor's signature	<i>Makoto Komatsubara</i>
日付	Date	9th/July/2002
住所	Residence	Osaka, Japan
国籍	Citizenship	Japanese
郵便の宛先	Post Office Address	C/O Nitto Denko Corporation of 1-2, Shimo-hozumi 1-chome, Ibaraki-shi, Osaka 567-8680, Japan
第二共同発明者がいる場合、その氏名	Full name of second joint inventor, if any	Shigenori MORITA
第二共同発明者の署名	Second inventor's signature	<i>Shigenori Morita</i>
日付	Date	9th/July/2002
住所	Residence	Osaka, Japan
国籍	Citizenship	Japanese
郵便の宛先	Post Office Address	C/O Nitto Denko Corporation of 1-2, Shimo-hozumi 1-chome, Ibaraki-shi, Osaka 567-8680, Japan

(第三以下の共同発明者についても同様に記載し、署名をすること)

(Supply similar information and signature for third and subsequent joint inventors.)

第三の共同発明者の氏名 (該当する場合)	Full name of third joint inventor, if any Tadao OOKAWA
同第三発明者の署名 日付	Third inventor's signature Date Tadao Ookawa 9th/July/2002
住所	Residence Osaka, Japan
国籍	Citizenship Japanese
郵便の宛先	Post office address c/o Nitto Denko Corporation of 1-2, Shimo-hozumi 1-chome, Ibaraki-shi, Osaka 567-8680, Japan
第四の共同発明者の氏名 (該当する場合)	Full name of fourth joint inventor, if any Toshio SHINTANI
同第四発明者の署名 日付	Fourth inventor's signature Date Toshio Shintani 9th/July/2002
住所	Residence Osaka, Japan
国籍	Citizenship Japanese
郵便の宛先	Post office address c/o Nitto Denko Corporation of 1-2, Shimo-hozumi 1-chome, Ibaraki-shi, Osaka 567-8680, Japan
第五の共同発明者の氏名 (該当する場合)	Full name of fifth joint inventor, if any
同第五発明者の署名 日付	Fifth inventor's signature Date
住所	Residence
国籍	Citizenship
郵便の宛先	Post office address
第六の共同発明者の氏名 (該当する場合)	Full name of sixth joint inventor, if any
同第六発明者の署名 日付	Sixth inventor's signature Date
住所	Residence
国籍	Citizenship
郵便の宛先	Post office address

PATENT APPLICATION FEE DETERMINATION RECORD
Effective October 1, 2001

Application or Docket Number

30015280-0001

CLAIMS AS FILED - PART I

	(Column 1)	(Column 2)
TOTAL CLAIMS	<i>9</i>	
FOR	NUMBER FILED	NUMBER EXTRA
TOTAL CHARGEABLE CLAIMS	<i>9 - minus 20 =</i>	<i>* 0</i>
INDEPENDENT CLAIMS	<i>6 - minus 3 =</i>	<i>* 3</i>
MULTIPLE DEPENDENT CLAIM PRESENT <input type="checkbox"/>		

SMALL ENTITY TYPE OR

OTHER THAN SMALL ENTITY

RATE	FEE
BASIC FEE	370.00
X\$ 9=	
X42=	
+140=	
TOTAL	

RATE	FEE
BASIC FEE	740.00
X\$18=	
X84=	<i>202.00</i>
+280=	
TOTAL	<i>992.00</i>

* If the difference in column 1 is less than zero, enter "0" in column 2

CLAIMS AS AMENDED - PART II

	(Column 1)	(Column 2)	(Column 3)
AMENDMENT A	CLAIMS REMAINING AFTER AMENDMENT	HIGHEST NUMBER PREVIOUSLY PAID FOR	PRESENT EXTRA
	Total	* Minus **	=
	Independent	* Minus ***	=
FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM <input type="checkbox"/>			

SMALL ENTITY OR

OTHER THAN SMALL ENTITY

RATE	ADDITIONAL FEE
X\$ 9=	
X42=	
+140=	
TOTAL ADDIT. FEE	

RATE	ADDITIONAL FEE
X\$18=	
X84=	
+280=	
TOTAL ADDIT. FEE	

	(Column 1)	(Column 2)	(Column 3)
AMENDMENT B	CLAIMS REMAINING AFTER AMENDMENT	HIGHEST NUMBER PREVIOUSLY PAID FOR	PRESENT EXTRA
	Total	* Minus **	=
	Independent	* Minus ***	=
FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM <input type="checkbox"/>			

RATE	ADDITIONAL FEE
X\$ 9=	
X42=	
+140=	
TOTAL ADDIT. FEE	

RATE	ADDITIONAL FEE
X\$18=	
X84=	
+280=	
TOTAL ADDIT. FEE	

	(Column 1)	(Column 2)	(Column 3)
AMENDMENT C	CLAIMS REMAINING AFTER AMENDMENT	HIGHEST NUMBER PREVIOUSLY PAID FOR	PRESENT EXTRA
	Total	* Minus **	=
	Independent	* Minus ***	=
FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM <input type="checkbox"/>			

RATE	ADDITIONAL FEE
X\$ 9=	
X42=	
+140=	
TOTAL ADDIT. FEE	


RATE	ADDITIONAL FEE
X\$18=	
X84=	
+280=	
TOTAL ADDIT. FEE	

* If the entry in column 1 is less than the entry in column 2, write "0" in column 3.

** If the "Highest Number Previously Paid For" IN THIS SPACE is less than 20, enter "20."

*** If the "Highest Number Previously Paid For" IN THIS SPACE is less than 3, enter "3."

The "Highest Number Previously Paid For" (Total or Independent) is the highest number found in the appropriate box in column 1.

Please type a plus sign (+) inside this box 

PTO/SB/05 (03-01)

Approved for use through 10/31/2002 OMB 0651-0032
U S Patent and Trademark Office U S DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

JC853 U.S. PTO
07/16/02

PTO
107195392
07/16/02

UTILITY PATENT APPLICATION TRANSMITTAL	Attorney Docket No. 30015280 0001
	First Inventor Makoto Komatsubara
	Title WIRED CIRCUIT BOARD
(Only for new nonprovisional applications under 37 C.F.R. 1.53(b))	Express Mail Label No

<p style="text-align: center;">APPLICATION ELEMENTS</p> <p><i>See MPEP chapter 600 concerning utility patent application contents</i></p> <p>1. <input checked="" type="checkbox"/> Fee Transmittal Form (e.g., PTO/SB/17) <i>(Submit an original and a duplicate for fee processing)</i></p> <p>2. <input type="checkbox"/> Applicant claims small entity status. See 37 CFR 1.27.</p> <p>3. <input checked="" type="checkbox"/> Specification [Total Pages <input type="text" value="60"/>] <i>(preferred arrangement set forth below)</i></p> <ul style="list-style-type: none"> - Descriptive title of the invention - Cross Reference to Related Applications - Statement Regarding Fed sponsored R & D - Reference to sequence listing, a table, or a computer program listing appendix - Background of the invention - Brief Summary of the invention - Brief Description of the Drawings (if filed) - Detailed Description - Claim(s) - Abstract of the Disclosure <p>4. <input checked="" type="checkbox"/> Drawing(s) (35 U.S.C. 113) [Total Sheets <input type="text" value="15"/>]</p> <p>5. Oath or Declaration [Total Pages <input type="text" value="4"/>]</p> <p style="padding-left: 20px;">a. <input checked="" type="checkbox"/> Newly executed (original or copy)</p> <p style="padding-left: 20px;">b. <input type="checkbox"/> Copy from a prior application (37 CFR 1.63 (d)) <i>(for a continuation/divisional with Box 18 completed)</i></p> <p style="padding-left: 20px;"><input type="checkbox"/> DELETION OF INVENTOR(S) Signed statement attached deleting inventor(s) named in the prior application, see 37 CFR 1.63(d)(2) and 1.33(b)</p> <p>6. <input type="checkbox"/> Application Data Sheet. See 37 CFR 1.76</p>	<p>ADDRESS TO: Assistant Commissioner for Patents Box Patent Application Washington, DC 20231</p> <p>7. <input type="checkbox"/> CD-ROM or CD-R in duplicate, large table or Computer Program <i>(Appendix)</i></p> <p>8. Nucleotide and/or Amino Acid Sequence Submission <i>(if applicable, all necessary)</i></p> <p style="padding-left: 20px;">a. <input type="checkbox"/> Computer Readable Form (CRF)</p> <p style="padding-left: 20px;">b. Specification Sequence Listing on:</p> <p style="padding-left: 40px;">i. <input type="checkbox"/> CD-ROM or CD-R (2 copies); or</p> <p style="padding-left: 40px;">ii. <input type="checkbox"/> paper</p> <p style="padding-left: 20px;">c. <input type="checkbox"/> Statements verifying identity of above copies</p> <p style="text-align: center;">ACCOMPANYING APPLICATIONS PARTS</p> <p>9. <input checked="" type="checkbox"/> Assignment Papers (cover sheet & document(s))</p> <p>10. <input type="checkbox"/> 37 C.F.R §3.73(b) Statement of Attorney <input type="checkbox"/> Power of Attorney <i>(when there is an assignee)</i></p> <p>11. <input type="checkbox"/> English Translation Document <i>(if applicable)</i></p> <p>12. <input type="checkbox"/> Information Disclosure Statement (IDS)/PTO-1449 <input type="checkbox"/> Copies of IDS Citations</p> <p>13. <input checked="" type="checkbox"/> Preliminary Amendment</p> <p>14. <input checked="" type="checkbox"/> Return Receipt Postcard (MPEP 503) <i>(Should be specifically itemized)</i></p> <p>15. <input type="checkbox"/> Certified Copy of Priority Document(s) <i>(if foreign priority is claimed)</i></p> <p>16. <input type="checkbox"/> Nonpublication Request under 35 U.S.C. 122 (b)(2)(B)(i). Applicant must attach form PTO/SB/35 or its equivalent.</p> <p>17. <input type="checkbox"/> Other:</p>
--	--

18. If a CONTINUING APPLICATION, check appropriate box, and supply the requisite information below and in a preliminary amendment, or in an Application Data Sheet under 37 CFR 1.76:

Continuation Divisional Continuation-in-part (CIP) of prior application No. _____ /
Prior application information Examiner _____ Group / Art Unit _____

For CONTINUATION or DIVISIONAL APPS only: The entire disclosure of the prior application, from which an oath or declaration is supplied under Box 5b, is considered a part of the disclosure of the accompanying or divisional application and is hereby incorporated by reference. The incorporation can only be relied upon when a portion has been inadvertently omitted from the submitted application parts.

17. CORRESPONDENCE ADDRESS

Customer Number or Bar Code Label or Correspondence address below

(Insert Customer No. or a bar code label here)

30412

PATENT TRADEMARK OFFICE

Name			
Address			
City	State	Zip Code	
Country	Telephone	Fax	

Name (Print/Type)	Jean C. Edwards	Registration No. (Attorney/Agent)	41,728
Signature	<i>Jean C. Edwards</i>	Date	July 16, 2002

Burden Hour Statement This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U S Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number

<h2 style="margin: 0;">FEE TRANSMITTAL</h2> <h3 style="margin: 0;">for FY 2002</h3> <p style="margin: 5px 0 0 0;"><i>Patent fees are subject to annual revision</i></p>	<p>Complete if Known</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Application Number</td> <td>Not yet assigned</td> </tr> <tr> <td>Filing Date</td> <td>July 16, 2002</td> </tr> <tr> <td>First Named Inventor</td> <td>Makoto Komatsubara</td> </tr> <tr> <td>Examiner Name</td> <td>Not yet assigned</td> </tr> <tr> <td>Group / Art Unit</td> <td>Not yet assigned</td> </tr> <tr> <td>Attorney Docket No</td> <td>30015280 0001</td> </tr> </table>	Application Number	Not yet assigned	Filing Date	July 16, 2002	First Named Inventor	Makoto Komatsubara	Examiner Name	Not yet assigned	Group / Art Unit	Not yet assigned	Attorney Docket No	30015280 0001
Application Number	Not yet assigned												
Filing Date	July 16, 2002												
First Named Inventor	Makoto Komatsubara												
Examiner Name	Not yet assigned												
Group / Art Unit	Not yet assigned												
Attorney Docket No	30015280 0001												
<p>TOTAL AMOUNT OF PAYMENT (\$) 1032</p>													

<p>METHOD OF PAYMENT (check one)</p> <p>1. <input checked="" type="checkbox"/> The Commissioner is hereby authorized to charge indicated fees and credit any over payments to</p> <p>Deposit Account Number: 19-3140</p> <p>Deposit Account Name: SONNENSCHN NATH & ROSENTHAL</p> <p><input checked="" type="checkbox"/> Charge Any Additional Fee Required Under 37 CFR 1.16 and 1.17</p> <p><input type="checkbox"/> Applicant claims small entity status See 37 CFR 1.27</p> <p>2. <input checked="" type="checkbox"/> Payment Enclosed.</p> <p><input checked="" type="checkbox"/> Check <input type="checkbox"/> Credit card <input type="checkbox"/> Money Order <input type="checkbox"/> Other</p>	<p>FEE CALCULATION (continued)</p> <p>3. ADDITIONAL FEES</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th>Fee Code</th> <th>Large Entity Fee (\$)</th> <th>Fee Code</th> <th>Small Entity Fee (\$)</th> <th>Fee Description</th> <th>Fee Paid</th> </tr> </thead> <tbody> <tr><td>105</td><td>130</td><td>205</td><td>65</td><td>Surcharge - late filing fee or oath</td><td></td></tr> <tr><td>127</td><td>50</td><td>227</td><td>25</td><td>Surcharge - late provisional filing fee or cover sheet.</td><td></td></tr> <tr><td>139</td><td>130</td><td>139</td><td>130</td><td>Non-English specification</td><td></td></tr> <tr><td>147</td><td>2,520</td><td>147</td><td>2,520</td><td>For filing a request for reexamination</td><td></td></tr> <tr><td>112</td><td>920*</td><td>112</td><td>920*</td><td>Requesting publication of SIR prior to Examiner action</td><td></td></tr> <tr><td>113</td><td>1,840*</td><td>113</td><td>1,840*</td><td>Requesting publication of SIR after Examiner action</td><td></td></tr> <tr><td>115</td><td>110</td><td>215</td><td>55</td><td>Extension for reply within first month</td><td></td></tr> <tr><td>116</td><td>400</td><td>216</td><td>200</td><td>Extension for reply within second month</td><td></td></tr> <tr><td>117</td><td>920</td><td>217</td><td>460</td><td>Extension for reply within third month</td><td></td></tr> <tr><td>118</td><td>1,440</td><td>218</td><td>720</td><td>Extension for reply within fourth month</td><td></td></tr> <tr><td>128</td><td>1,960</td><td>228</td><td>980</td><td>Extension for reply within fifth month</td><td></td></tr> <tr><td>119</td><td>320</td><td>219</td><td>160</td><td>Notice of Appeal</td><td></td></tr> <tr><td>120</td><td>320</td><td>220</td><td>160</td><td>Filing a brief in support of an appeal</td><td></td></tr> <tr><td>121</td><td>280</td><td>221</td><td>140</td><td>Request for oral hearing</td><td></td></tr> <tr><td>138</td><td>1,510</td><td>138</td><td>1,510</td><td>Petition to institute a public use proceeding</td><td></td></tr> <tr><td>140</td><td>110</td><td>240</td><td>55</td><td>Petition to revive - unavoidable</td><td></td></tr> <tr><td>141</td><td>1,280</td><td>241</td><td>640</td><td>Petition to revive - unintentional</td><td></td></tr> <tr><td>142</td><td>1,280</td><td>242</td><td>640</td><td>Utility issue fee (or reissue)</td><td></td></tr> <tr><td>143</td><td>460</td><td>243</td><td>230</td><td>Design issue fee</td><td></td></tr> <tr><td>144</td><td>620</td><td>244</td><td>310</td><td>Plant issue fee</td><td></td></tr> <tr><td>122</td><td>130</td><td>122</td><td>130</td><td>Petitions to the Commissioner</td><td></td></tr> <tr><td>123</td><td>50</td><td>123</td><td>50</td><td>Processing fee under 37 CFR 1.17 (q)</td><td></td></tr> <tr><td>126</td><td>180</td><td>126</td><td>180</td><td>Submission of Information Disclosure Stmt</td><td></td></tr> <tr><td>581</td><td>40</td><td>581</td><td>40</td><td>Recording each patent assignment per property (times number of properties)</td><td style="text-align: center;">40</td></tr> <tr><td>146</td><td>740</td><td>246</td><td>370</td><td>Filing a submission after final rejection (37 CFR § 1.129(a))</td><td></td></tr> <tr><td>149</td><td>740</td><td>249</td><td>370</td><td>For each additional invention to be examined (37 CFR § 1.129(b))</td><td></td></tr> <tr><td>179</td><td>740</td><td>279</td><td>370</td><td>Request for Continued Examination (RCE)</td><td></td></tr> <tr><td>169</td><td>900</td><td>169</td><td>900</td><td>Request for expedited examination of a design application</td><td></td></tr> <tr><td colspan="5">Other fee (specify)</td><td></td></tr> <tr> <td colspan="4"></td> <td>*Reduced by Basic Filing Fee Paid</td> <td style="text-align: right;">SUBTOTAL (3) (\$) 40</td> </tr> </tbody> </table>	Fee Code	Large Entity Fee (\$)	Fee Code	Small Entity Fee (\$)	Fee Description	Fee Paid	105	130	205	65	Surcharge - late filing fee or oath		127	50	227	25	Surcharge - late provisional filing fee or cover sheet.		139	130	139	130	Non-English specification		147	2,520	147	2,520	For filing a request for reexamination		112	920*	112	920*	Requesting publication of SIR prior to Examiner action		113	1,840*	113	1,840*	Requesting publication of SIR after Examiner action		115	110	215	55	Extension for reply within first month		116	400	216	200	Extension for reply within second month		117	920	217	460	Extension for reply within third month		118	1,440	218	720	Extension for reply within fourth month		128	1,960	228	980	Extension for reply within fifth month		119	320	219	160	Notice of Appeal		120	320	220	160	Filing a brief in support of an appeal		121	280	221	140	Request for oral hearing		138	1,510	138	1,510	Petition to institute a public use proceeding		140	110	240	55	Petition to revive - unavoidable		141	1,280	241	640	Petition to revive - unintentional		142	1,280	242	640	Utility issue fee (or reissue)		143	460	243	230	Design issue fee		144	620	244	310	Plant issue fee		122	130	122	130	Petitions to the Commissioner		123	50	123	50	Processing fee under 37 CFR 1.17 (q)		126	180	126	180	Submission of Information Disclosure Stmt		581	40	581	40	Recording each patent assignment per property (times number of properties)	40	146	740	246	370	Filing a submission after final rejection (37 CFR § 1.129(a))		149	740	249	370	For each additional invention to be examined (37 CFR § 1.129(b))		179	740	279	370	Request for Continued Examination (RCE)		169	900	169	900	Request for expedited examination of a design application		Other fee (specify)										*Reduced by Basic Filing Fee Paid	SUBTOTAL (3) (\$) 40
Fee Code	Large Entity Fee (\$)	Fee Code	Small Entity Fee (\$)	Fee Description	Fee Paid																																																																																																																																																																																						
105	130	205	65	Surcharge - late filing fee or oath																																																																																																																																																																																							
127	50	227	25	Surcharge - late provisional filing fee or cover sheet.																																																																																																																																																																																							
139	130	139	130	Non-English specification																																																																																																																																																																																							
147	2,520	147	2,520	For filing a request for reexamination																																																																																																																																																																																							
112	920*	112	920*	Requesting publication of SIR prior to Examiner action																																																																																																																																																																																							
113	1,840*	113	1,840*	Requesting publication of SIR after Examiner action																																																																																																																																																																																							
115	110	215	55	Extension for reply within first month																																																																																																																																																																																							
116	400	216	200	Extension for reply within second month																																																																																																																																																																																							
117	920	217	460	Extension for reply within third month																																																																																																																																																																																							
118	1,440	218	720	Extension for reply within fourth month																																																																																																																																																																																							
128	1,960	228	980	Extension for reply within fifth month																																																																																																																																																																																							
119	320	219	160	Notice of Appeal																																																																																																																																																																																							
120	320	220	160	Filing a brief in support of an appeal																																																																																																																																																																																							
121	280	221	140	Request for oral hearing																																																																																																																																																																																							
138	1,510	138	1,510	Petition to institute a public use proceeding																																																																																																																																																																																							
140	110	240	55	Petition to revive - unavoidable																																																																																																																																																																																							
141	1,280	241	640	Petition to revive - unintentional																																																																																																																																																																																							
142	1,280	242	640	Utility issue fee (or reissue)																																																																																																																																																																																							
143	460	243	230	Design issue fee																																																																																																																																																																																							
144	620	244	310	Plant issue fee																																																																																																																																																																																							
122	130	122	130	Petitions to the Commissioner																																																																																																																																																																																							
123	50	123	50	Processing fee under 37 CFR 1.17 (q)																																																																																																																																																																																							
126	180	126	180	Submission of Information Disclosure Stmt																																																																																																																																																																																							
581	40	581	40	Recording each patent assignment per property (times number of properties)	40																																																																																																																																																																																						
146	740	246	370	Filing a submission after final rejection (37 CFR § 1.129(a))																																																																																																																																																																																							
149	740	249	370	For each additional invention to be examined (37 CFR § 1.129(b))																																																																																																																																																																																							
179	740	279	370	Request for Continued Examination (RCE)																																																																																																																																																																																							
169	900	169	900	Request for expedited examination of a design application																																																																																																																																																																																							
Other fee (specify)																																																																																																																																																																																											
				*Reduced by Basic Filing Fee Paid	SUBTOTAL (3) (\$) 40																																																																																																																																																																																						
<p>1. BASIC FILING FEE</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th>Large Fee Code</th> <th>Entity Fee (\$)</th> <th>Small Fee Code</th> <th>Entity Fee (\$)</th> <th>Fee Description</th> <th>Fee Paid</th> </tr> </thead> <tbody> <tr><td>101</td><td>740</td><td>201</td><td>370</td><td>Utility filing fee</td><td style="text-align: center;">740</td></tr> <tr><td>106</td><td>330</td><td>206</td><td>165</td><td>Design filing fee</td><td></td></tr> <tr><td>107</td><td>510</td><td>207</td><td>255</td><td>Plant filing fee</td><td></td></tr> <tr><td>108</td><td>740</td><td>208</td><td>370</td><td>Reissue filing fee</td><td></td></tr> <tr><td>114</td><td>160</td><td>214</td><td>80</td><td>Provisional filing fee</td><td></td></tr> <tr><td colspan="5" style="text-align: right;">SUBTOTAL (1)</td><td style="text-align: center;">(\$) 740</td></tr> </tbody> </table>	Large Fee Code	Entity Fee (\$)	Small Fee Code	Entity Fee (\$)	Fee Description	Fee Paid	101	740	201	370	Utility filing fee	740	106	330	206	165	Design filing fee		107	510	207	255	Plant filing fee		108	740	208	370	Reissue filing fee		114	160	214	80	Provisional filing fee		SUBTOTAL (1)					(\$) 740																																																																																																																																																	
Large Fee Code	Entity Fee (\$)	Small Fee Code	Entity Fee (\$)	Fee Description	Fee Paid																																																																																																																																																																																						
101	740	201	370	Utility filing fee	740																																																																																																																																																																																						
106	330	206	165	Design filing fee																																																																																																																																																																																							
107	510	207	255	Plant filing fee																																																																																																																																																																																							
108	740	208	370	Reissue filing fee																																																																																																																																																																																							
114	160	214	80	Provisional filing fee																																																																																																																																																																																							
SUBTOTAL (1)					(\$) 740																																																																																																																																																																																						
<p>2. EXTRA CLAIM FEES</p> <p>Total Claims: 9 -20 = 0 X 0 = 0</p> <p>Independent Claims: 6 -3 = 3 X 84 = 252</p> <p>Multiple Dependent: X = 0</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th>Large Fee Code</th> <th>Entity Fee (\$)</th> <th>Small Fee Code</th> <th>Entity Fee (\$)</th> <th>Fee Description</th> <th>Fee Paid</th> </tr> </thead> <tbody> <tr><td>103</td><td>18</td><td>203</td><td>9</td><td>Claims in excess of 20</td><td></td></tr> <tr><td>102</td><td>84</td><td>202</td><td>42</td><td>Independent claims in excess of 3</td><td></td></tr> <tr><td>104</td><td>280</td><td>204</td><td>140</td><td>Multiple dependent claim, if not paid</td><td></td></tr> <tr><td>109</td><td>84</td><td>209</td><td>42</td><td>** Reissue independent claims over original patent</td><td></td></tr> <tr><td>110</td><td>18</td><td>210</td><td>9</td><td>** Reissue claims in excess of 20 and over original patent</td><td></td></tr> <tr><td colspan="5" style="text-align: right;">SUBTOTAL (2)</td><td style="text-align: center;">(\$) 252</td></tr> </tbody> </table> <p>**or number previously paid, if greater, For Reissues, see above</p>	Large Fee Code	Entity Fee (\$)	Small Fee Code	Entity Fee (\$)	Fee Description	Fee Paid	103	18	203	9	Claims in excess of 20		102	84	202	42	Independent claims in excess of 3		104	280	204	140	Multiple dependent claim, if not paid		109	84	209	42	** Reissue independent claims over original patent		110	18	210	9	** Reissue claims in excess of 20 and over original patent		SUBTOTAL (2)					(\$) 252																																																																																																																																																	
Large Fee Code	Entity Fee (\$)	Small Fee Code	Entity Fee (\$)	Fee Description	Fee Paid																																																																																																																																																																																						
103	18	203	9	Claims in excess of 20																																																																																																																																																																																							
102	84	202	42	Independent claims in excess of 3																																																																																																																																																																																							
104	280	204	140	Multiple dependent claim, if not paid																																																																																																																																																																																							
109	84	209	42	** Reissue independent claims over original patent																																																																																																																																																																																							
110	18	210	9	** Reissue claims in excess of 20 and over original patent																																																																																																																																																																																							
SUBTOTAL (2)					(\$) 252																																																																																																																																																																																						

SUBMITTED BY		<i>Complete (if applicable)</i>			
Name (Print/Type)	Jean C. Edwards	Registration No. Attorney/Agent)	41,728	Telephone	202/408-6428
Signature	<i>Jean C. Edwards</i>		Date	July 16, 2002	

WARNING: Information on this form may become public. Credit card information should not be included on this form. Provide credit card information and authorization on PTO-2038 **Burden Hour Statement:** This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

Attorney Docket No. 30015280.0001
Customer No.: 30412

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of:

Makoto KOMATSUBARA, et al.

Group Art Unit: Not yet assigned

U.S. Application No.: Not yet assigned

Examiner: Not yet assigned

Confirmation No.: Not yet assigned

Filed: July 16, 2002

For: WIRED CIRCUIT BOARD

PRELIMINARY AMENDMENT

Commissioner for Patents and Trademarks
Washington, D.C. 20231

Sir:

Prior to examination of the above-identified application, please amend the application as follows:

IN THE SPECIFICATION:

Page 1, prior to paragraph 1, please add the following new paragraph:


The present invention claims priority from Japanese Patent Application Serial No. 2001-216812, filed July 17, 2001, which is herein incorporated by reference.

REMARKS

Entry of this Preliminary Amendment prior to examination of the above-identified application is respectfully requested.

The Commissioner is hereby authorized to charge any additional fees, which may be required, or credit any overpayment, to Deposit Account No. 19-3140.

Respectfully submitted,



Jean C. Edwards

Registration No. 41,728

Sonnenschein Nath & Rosenthal
1301 K St., N.W.
East Tower, Suite 600
Washington, D.C. 20005
Telephone: 202/408-6428
Facsimile: 202/408-6399
Date: July 16, 2002
25051547V1

APPENDIX I

VERSION WITH MARKINGS TO SHOW CHANGES MADE

IN THE SPECIFICATION:

Page 1, prior to paragraph 1, the following new paragraph was added:

The present invention claims priority from Japanese Patent Application Serial No. 2001-216812, filed July 17, 2001, which is herein incorporated by reference.

WIRED CIRCUIT BOARD

BACKGROUND OF THE INVENTION

[0001]

5 **Field of the Invention**

The present invention relates to a wired circuit board and, more particularly, to a wired circuit board suitably used for a suspension board with circuit.

[0002]

10 **Description of the Prior Art**

The wired circuit boards used for electronic/electric equipments are usually provided with terminal portions to connect with external connecting terminals.

[0003]

15 In recent years, the so-called "flying lead" in which the terminal portions are formed on both sides of the conductive pattern, rather than in only either side thereof, is being in widespread use in order to meet the demand for electronic/electric equipment to have increasingly higher density and reduced size. It is known, for example, in suspension board
20 with circuit used for a hard disk drive that the terminals are provided in the form of flying lead.

[0004]

To be more specific, the suspension board with circuit comprises a supporting board 1 of stainless steel foil, a base layer 2 of an insulating
25 material formed on the supporting board 1, a conductive pattern 3 formed

on the base layer 2 in the form of a specified circuit pattern, and a cover layer 4 of an insulating material, for covering the conductive pattern 3, as shown in FIG. 21. The terminal portions 5 provided in the form of the flying lead are formed on both sides of the conductive pattern 3 in the following manner. The cover layer 4 is opened to expose a front side of the conductive pattern 3, while also the supporting board 1 and the base layer 2 are opened to expose a back side of the conductive pattern 3. If necessary, metal plated layers 6 are formed on the both sides of the thus exposed conductive pattern 3 by nickel/gold plating and the like.

10 [0005]

Thereafter, these terminal portions formed as the flying lead are bonded to external connecting terminals by applying supersonic vibration thereto by use of a bonding tool and the like.

[0006]

15 In this terminal portion formed as the flying lead, since the both sides of the conductive pattern are exposed, the supersonic vibration is easily transmitted to the terminals. This is suitable for the bonding using the supersonic vibration; on the other hand, this provides the disadvantage that the conductive pattern exposed at both sides thereof is weak in physical strength and is subject to stress concentration at edge portions of the
20 openings in the base layer and cover layer, to cause disconnection of the conductive pattern with ease.

[0007]

SUMMARY OF THE INVENTION

25 It is the object of the invention to provide a new wired circuit board

having a terminal portion formed as a flying lead in which both sides of a conductive pattern are exposed that can provide enhanced strength of the conductive pattern by simple construction to effectively prevent occurrence of disconnection of the conductive pattern.

5 [0008]

The present invention provides a wired circuit board comprising a first insulating layer, a conductive pattern formed on the first insulating layer, a second insulating layer formed on the conductive pattern, and an opening, formed at the same position of the conductive pattern, for allowing the first
 10 insulating layer and the second insulating layer to open, so as to form a terminal portion in which front and back sides of the conductive pattern are exposed, wherein at least any one of the first insulating layer, the second insulating layer and the conductive pattern has reinforcing portions for reinforcing the conductive pattern formed at ends of the opening in crossing
 15 areas where ends of the opening and the conductive pattern are crossed each other.

[0009]

Also, the present invention provides a wired circuit board comprising a metal supporting layer, a first insulating layer formed on the metal
 20 supporting layer, a conductive pattern formed on the first insulating layer, a second insulating layer formed on the conductive pattern, and an opening, formed at the same position of the conductive pattern, for allowing the metal supporting layer and the first insulating layer, and the second insulating layer to open, so as to form a terminal portion in which front and
 25 back sides of the conductive pattern are exposed, wherein at least any one of

the first insulating layer, the second insulating layer and the conductive pattern has reinforcing portions for reinforcing the conductive pattern formed at ends of the opening in crossing areas where ends of the opening and the conductive pattern are crossed each other.

5 [0010]

In the wired circuit boards mentioned above, since at least any one of the first insulating layer, the second insulating layer and the conductive pattern has the reinforcing portions for reinforcing the conductive pattern formed at the ends of the opening in the crossing areas where the ends of
10 the opening and the conductive pattern are crossed each other, the physical strength of the conductive pattern at the ends of the opening can be reinforced. This can produce the effect that for example when the conductive pattern both sides of which are exposed is subject to stress concentration at the end portions of the opening in the process of bonding
15 the terminal portion and the external connecting terminal by applying supersonic vibration of a bonding tool, the disconnection of the conductive pattern can be effectively prevented, thus providing improved bonding reliability.

[0011]

20 In addition, the present invention provides a wired circuit board comprising a first insulating layer, a conductive pattern formed on the first insulating layer, a second insulating layer formed on the conductive pattern, and an opening, formed at the same position of the conductive pattern, for allowing the first insulating layer and the second insulating layer to open,
25 so as to form a terminal portion in which front and back sides of the

conductive pattern are exposed, wherein the conductive pattern has widened portions formed to extend in a widthwise direction substantially orthogonal to an extending direction of the conductive pattern in crossing areas where ends of the opening and the conductive pattern are crossed
5 each other.

[0012]

Also, the present invention provides a wired circuit board comprising a metal supporting layer, a first insulating layer formed on the metal supporting layer, a conductive pattern formed on the first insulating layer,
10 a second insulating layer formed on the conductive pattern, and an opening, formed at the same position of the conductive pattern, for allowing the metal supporting layer and the first insulating layer, and the second insulating layer to open, so as to form a terminal portion in which front and back sides of the conductive pattern are exposed, wherein the conductive
15 pattern has widened portions formed to extend in a widthwise direction substantially orthogonal to an extending direction of the conductive pattern in crossing areas where ends of the opening and the conductive pattern are crossed each other.

[0013]

20 In the wired circuit boards mentioned above, since the conductive pattern has widened portions formed to extend in a widthwise direction substantially orthogonal to the extending direction of the conductive pattern in the crossing areas where the ends of the opening and the conductive pattern are crossed each other, the physical strength of the
25 conductive pattern at the ends of the opening can be reinforced. This can

produce the effect that for example when the conductive pattern both sides
of which are exposed is subject to stress concentration at the end portions of
the opening in the process of bonding the terminal portion and the external
connecting terminal by applying supersonic vibration of the bonding tool,
5 the disconnection of the conductive pattern can be effectively prevented,
thus providing improved bonding reliability.

[0014]

Further, the present invention provides a wired circuit board
comprising a first insulating layer, a conductive pattern formed on the first
10 insulating layer, a second insulating layer formed on the conductive pattern,
and an opening, formed at the same position of the conductive pattern, for
allowing the first insulating layer and the second insulating layer to open,
so as to form a terminal portion in which front and back sides of the
conductive pattern are exposed, wherein the first insulating layer and/or
15 the second insulating layer have projections projecting from ends of the
opening onto the conductive pattern in the opening in the crossing areas
where the ends of the opening and the conductive pattern are crossed each
other.

[0015]

20 Also, the present invention provides a wired circuit board comprising a
metal supporting layer, a first insulating layer formed on the metal
supporting layer, a conductive pattern formed on the first insulating layer,
a second insulating layer formed on the conductive pattern, and an opening,
formed at the same position of the conductive pattern, for allowing the
25 metal supporting layer and the first insulating layer, and the second

insulating layer to open, so as to form a terminal portion in which front and back sides of the conductive pattern are exposed, wherein the first insulating layer and/or the second insulating layer have projections projecting from ends of the opening onto the conductive pattern in the opening in the crossing areas where the ends of the opening and the conductive pattern are crossed each other.

[0016]

In the wired circuit boards mentioned above, since the first insulating layer and/or the second insulating layer have projections projecting from the ends of the opening onto the conductive pattern in the opening in the crossing areas where the ends of the opening and the conductive pattern are crossed each other, the physical strength of the conductive pattern at the ends of the opening can be reinforced. This can produce the effect that for example when the conductive pattern both sides of which are exposed is subject to stress concentration at the end portions of the opening in the process of bonding the terminal portion and the external connecting terminal by applying supersonic vibration of the bonding tool, the disconnection of the conductive pattern can be effectively prevented, thus providing improved bonding reliability.

[0017]

The wired circuit board of the present invention can provide high bonding reliability so that the wired circuit board can be used as the suspension board with circuit, even when formed as the flying lead in which both sides of the conductive pattern are exposed.

[0018]

BRIEF DESCRIPTION OF THE DRAWINGS

In the drawings:

FIG. 1 shows an embodiment of a wired circuit board (wherein a widened portion is formed) of the present invention: (a) is a sectional view of a principal portion of a terminal portion of the wired circuit board; and (b) is a plan view of the terminal portion of the same.

FIG. 2 is an enlarged plan view of FIG. 1(b).

FIG. 3 illustrates the production processes of a wired circuit board shown in FIG. 1:

- 10 (a) shows the step of forming a conductive pattern on a base layer;
- (b) shows the step of forming a base layer on the conductive pattern;
- (c) shows the step of forming a cover-side opening on the cover layer at a portion thereof at which terminals are to be formed;
- (d) shows the step of forming a base-side opening on the base layer at a portion thereof at which terminals are to be formed; and
- 15 (e) shows the step of forming a metal plated layer on each of front and back sides of the conductive pattern exposed in the cover-side opening and the base-side opening.

FIG. 4 shows another embodiment of the wired circuit board (wherein a cover-side projection and a base-side projection are formed) of the present invention: (a) is a sectional view of a principal portion of a terminal portion of the wired circuit board; and (b) is a plan view of the terminal portion of the same.

FIG. 5 is an enlarged view of the plan view shown in FIG. 4(b).

25 FIG. 6 is an enlarged view of the plane view of another embodiment

shown in FIG. 4(b).

FIG. 7 shows in section a principal portion of another embodiment (only the cover-side projection is formed) of the wired circuit board shown in FIG. 4(a).

5 FIG. 8 shows in section a principal portion of still another embodiment (only the base-side projection is formed) of the wired circuit board shown in FIG. 4(a).

FIG. 9 is a plan view of a suspension board with circuit presented as one embodiment of the wired circuit board of the present invention.

10 FIG. 10 illustrates the production processes of the suspension board with circuit shown in FIG. 9:

(a) shows the step of forming a coating of a precursor of a photosensitive polyimide resin on a supporting board;

15 (b) shows the step of exposing the coating to light through a photomask;

(c) shows the step of developing the coating to form it into a predetermined pattern;

(d) shows the step of curing the patterned coating to form the base layer,

20 (e) shows the step of forming a conductive pattern on the base layer;

(f) shows the step of forming a coating of a precursor of a photosensitive polyimide resin on the conductive pattern;

(g) shows the step of exposing the coating to light through a photomask;

25 (h) shows the step of developing the coating to form it into a

predetermined pattern;

(i) shows the step of curing the patterned coating to form the cover layer;

(j) shows the step of opening the supporting board at portions thereof at which the external-side connecting terminals are formed;

(k) shows the step of opening the base layer at portions thereof at which the external-side connecting terminals are formed; and

(l) shows the step of forming a metal plated layer on each side of the exposed conductive pattern.

10 FIG. 11 shows an embodiment of a suspension board with circuit shown in FIG. 9 (wherein a widened portion is formed) of the present invention: (a) is a sectional view of a principal portion of an external-side connecting terminal of the suspension board with circuit; and (b) is a plan view of the external-side connecting terminal of the same.

15 FIG. 12 shows an embodiment of a suspension board with circuit shown in FIG. 9 (wherein a cover-side projection and a base-side projection are formed): (a) is a sectional view of a principal portion of an external-side connecting terminal of the suspension board with circuit; and (b) is a plan view of the external-side connecting terminal of the same.

20 FIG. 13 shows in section a principal portion of another embodiment (only the cover-side projection is formed) of the suspension board with circuit shown in FIG. 12(a).

FIG. 14 shows in section a principal portion of still another embodiment (only the base-side projection is formed) of the suspension board with circuit shown in FIG. 12(a).

FIG. 15 shows an embodiment of a suspension board with circuit shown in FIG. 9 (wherein the conductive pattern has a concave form and a widened portion is formed): (a) is a sectional view of a principal portion of an external-side connecting terminal of the suspension board with circuit; and
 5 (b) is a plan view of the external-side connecting terminal of the same.

FIG. 16 illustrates the production processes of the suspension board with circuit shown in FIG. 15:

(a) shows the step of forming a coating of a precursor of a photosensitive polyimide resin on a supporting board;

10 (b) shows the step of exposing the coating to light through a photomask;

(c) shows the step of developing the coating to form it into a predetermined pattern;

(d) shows the step of curing the patterned coating to form the base
 15 layer,

(e) shows the step of forming a conductive pattern on the base layer;

(f) shows the step of forming a coating of a precursor of a photosensitive polyimide resin on the conductive pattern;

(g) shows the step of exposing the coating to light through a
 20 photomask;

(h) shows the step of developing the coating to form it into a predetermined pattern;

(i) shows the step of curing the patterned coating to form the cover layer;

25 (j) shows the step of opening the supporting board at portions thereof

at which the external-side connecting terminals are formed;

(k) shows the step of opening the base layer at portions thereof at which the external-side connecting terminals are formed; and

(l) shows the step of forming a metal plated layer on each side of the
5 exposed conductive pattern.

FIG. 17 is a schematic plan view of an embodiment of a photomask used for exposing the coating to light in the step of FIG. 16(b):

(a) shows a semi-translucent striped pattern having an average transmission ratio of about 50%;

10 (b) shows a semi-translucent latticed pattern having an average transmission ratio of about 25%;

(c) shows a semi-translucent circular staggered pattern having an average transmission ratio of about 25%; and

(d) shows a semi-translucent circular staggered pattern having an
15 average transmission ratio of about 70%.

FIG. 18 shows an embodiment of a suspension board with circuit shown in FIG. 9 (wherein the conductive pattern has a concave form and a cover-side projection and a base-side projection are formed): (a) is a sectional view of a principal portion of an external-side connecting terminal
20 of the suspension board with circuit; and (b) is a plan view of the external-side connecting terminal of the same.

FIG. 19 shows in section a principal part of another embodiment of a suspension board with circuit shown in FIG. 18(a) (wherein only the cover-side projection is formed).

25 FIG. 20 shows in section a principal part of still another embodiment

of a suspension board with circuit shown in FIG. 18(a) (wherein only the base-side projection is formed).

FIG. 21 shows a conventional suspension board with circuit: (a) is a sectional view of a principal portion of a terminal of the suspension board with circuit; and (b) is a plan view of the terminal of the same.

[0019]

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Referring to FIG. 1, there is shown an embodiment of a wired circuit board of the present invention. FIG. 1(a) is a sectional view of a principal portion of a terminal portion of the wired circuit board; and FIG. 1(b) is a plan view of the terminal portion of the same. In FIG. 1(a), the wired circuit board 11 comprises a base layer 12 formed as a first insulating layer of insulating material, a conductive pattern 13 formed on the base layer 12 in the form of a specified wired circuit pattern, and a cover layer 14 formed as a second insulating layer of insulating material on the conductive pattern 13. The conductive pattern 13 is provided in the form of a plurality of lines of wires 13a, 13b, 13c and 13d arrayed in parallel with each other with spaced at a predetermined interval, as shown in FIG. 1(b).

[0020]

The insulating materials of the base layer 12 and the cover layer 14 that may be used include, for example, synthetic resins, such as polyimide resin, acrylic resin, polyether nitrile resin, polyether sulfonic resin, polyethylene terephthalate resin, polyethylene naphthalate resin and polyvinyl chloride resin. Polyimide resin is preferably used.

[0021]

The base layer 12 and the cover layer 14 usually have thickness of 1-30µm, or preferably 2-20µm.

[0022]

The conductive materials used for the conductive pattern 13 include, for example, copper, nickel, gold, solder or alloys thereof. Copper is preferably used. The conductive pattern 13 usually has thickness of 2-30µm, or preferably 5-20µm.

[0023]

This wired circuit board 11 is formed in the following way. First, as shown in FIG. 3(a), the conductive pattern 13 is formed on the base layer 12 formed in a film-like form, in the form of the specified wired circuit pattern by a known patterning process, such as a subtracting process, an additive process and a semi-additive process. Then, as shown in FIG. 3(b), the base layer 12 is covered with the cover layer 14 in a known method, for example, by adhesive bonding a film-like resin to the conductive pattern 13 or by applying a photosensitive resin to the conductive pattern 13 and then curing that resin.

[0024]

In the wired circuit board 11 thus formed, as shown in FIG. 1(a), the cover layer 14 is opened to expose a front side of the conductive pattern 13 and also the base layer 12 is opened to expose a back side of the conductive pattern 13 in such a manner that the exposed front side of the conductive pattern 13 and the exposed back side of the same correspond in position to each other so as to expose the both sides of the conductive pattern 13. Then, on the both sides of the exposed conductive pattern 13, metal plating

layers 15 are formed thereby forming the terminal portion 16 in the form of the flying lead.

[0025]

This terminal portion 16 is formed in the following manner. First, a cover-side opening 17 is formed in the cover layer 14 in a portion thereof in which the terminal portion 16 is to be formed, in a known method, such as drilling, laser machining, etching and patterning of photosensitive resin, as shown in FIG. 3(c). Likewise, a base-side opening 18 is formed in the base layer 12 in a portion thereof corresponding to the cover-side opening 17, in a known method, such as drilling, laser machining, etching and patterning of photosensitive resin, as shown in FIG. 3(d). The cover-side opening 17 and the base-side opening 18 are opened into a rectangular shape to cover all the lines of wire 13a, 13b, 13c and 13d.

[0026]

As shown in FIG. 3(e), the metal plating layers 15 are formed by plating on both sides of the conductive pattern 13 exposed in the cover-side opening 17 and the base-side opening 18.

[0027]

No particular limitation is imposed on the plating method used for forming the metal plated layer 15. The metal plating layer 15 may be formed by either of electrolysis plating and electroless plating. Also, no particular limitation is imposed on the metals used for the plating. Known metals may be used for the plating. It is preferable that the electrolysis nickel plating and the electrolysis gold plating are performed in sequence so that a gold plated layer 20 is formed on a nickel plated layer 19. The

nickel plated layer 19 and the gold plated layer 20 each have thickness of the order of 1-5 μ m.

[0028]

The wired circuit board 11 has the terminal portion 16 in the form of the flying lead. In the terminal portion 16, widened portions 22 as reinforcing portions which extend in a widthwise direction substantially orthogonal to an extending direction of the conductive pattern 13 are provided in the conductive pattern 13 in crossing areas 21 where the ends of the cover-side opening 17/the base-side opening 18 and the conductive patterns 13 are crossed each other, as shown in FIG. 1(b).

[0029]

To be more specific, the widened portions 22 are formed in the respective lines of wire 13a, 13b, 13c and 13d at positions thereof which correspond to the crossing areas 21 (two areas per each line of wire) and arranged with space from each other along the longitudinal direction of the lines of wire 13a, 13b, 13c and 13d. The widened portions 22 are formed in such a generally round shape as to protrude widthwise from the lines of wire 13a, 13b, 13c and 13d.

[0030]

As shown in FIG. 2, each widened portion 22 is arranged, with its generally outer half portion embedded in the cover layer 14/base layer 12 and its generally inner half portion exposed in the cover-side opening 17/base-side opening 18, when a maximum widthwise length 23 between the adjacent lines of wire is defined as a boundary between the outer half portion and the inner half portion. Thus, the terminals 16 are formed in

such a dumbbell shape that the lines of wire 13a, 13b, 13c and 13d are protruded widthwise at both ends thereof in the cover-side opening 17/the base-side opening 18.

[0031]

5 Each widened portion 22 is so formed that the maximum widthwise length 23 is 1.1-4 times, or preferably 2-3 times, as longer as a usual line width 24 of the lines of wire 13a, 13b, 13c and 13d exposed outside in the cover-side opening 17/base-side opening 18. To be more specific, a widthwise part of widened portion 22 at the maximum widthwise length 23
 10 is 20-1,000µm in length and a lengthwise part of the widened portion 22 extending in a longitudinal direction of the lines of wire 13a, 13b, 13c and 13d is 50-500µm in length.

[0032]

15 The widened portions 22 may be formed in any shape other than the generally round shape, as long as they are shaped to protrude widthwise and have widths larger than the usual width. For example, the widened portion 22 may be formed in rectangle.

[0033]

20 The terminal portion 16 having this widened portion 22 can be formed in the processes given below. The widened portions 22 are formed with the patterning of the wired circuit pattern in the process of forming the conductive pattern 13. Then, in the processes of FIG. 3(c) and (d), the cover layer 14 and the base layer 12 are each opened so that the maximum widthwise length 23 of the widened portion 22 can be within the crossing
 25 areas 21 and thereby the cover-side opening 17 and the base-side opening

the ends of the cover-side opening 17/the base-side opening 18 and the
conductive patterns 13 are crossed each other. The base-side projections
26 are formed to project from the ends of the base-side opening 18 onto the
conductive pattern 13 in the base-side opening 18 in the base layer 12 in the
5 crossing areas 21.

[0036]

To be more specific, the cover-side projections 25 and the base-side
projections 26 are formed in the respective lines of wire 13a, 13b, 13c and
13d at positions thereof which correspond to the crossing areas 21 (two
10 areas per each line of wire) and arranged with space from each other along
the longitudinal direction of the lines of wire 13a, 13b, 13c and 13d, as
shown in FIG. 4(b). These projections 25, 26 are formed in a convex shape
projecting inwardly from the ends of the cover-side opening 17 and the
base-side opening 18 along the extending direction of the lines of wire 13a,
15 13b, 13c and 13d, respectively.

[0037]

The cover-side projections 25 and the base-side projections 26 are
overlapped with the lines of wire 13a, 13b, 13c and 13d and are so tapered
(shaped generally in triangle as viewed from the top) that the overlap can
20 gradually reduce toward the inside of the cover-side opening 17/base-side
opening 18, respectively. As a result of this, the terminal portions 16 are
so formed that the lines of wire 13a, 13b, 13c and 13d can be covered with
the cover-side projections 25 and the base-side projections 26 at opposite
ends thereof in the cover-side opening 17 and the base-side opening 18.

25 [0038]

The cover-side projections 25 and the base-side projections 26 are formed to project at projection length 27 of one-fourth to one-thirtieth, or preferably one-fifth to one-twentieth, to a line length 29 of each of the lines of wire 13a, 13b, 13c and 13d exposed in the cover-side opening 17 and the base-side opening 18, as shown in FIG. 5. To be more specific, each of the cover-side projections 25 and the base-side projections 26 has a basal width 28 of 5-20µm slightly smaller than a line width 24 of lines of wire 13a, 13b, 13c and 13d at the ends of the cover-side opening 17/the base-side opening 18. The cover-side projections 25 and the base-side projections 26 are projected inwardly in a tapered manner at a projection length 27 of 5-250µm and are formed in a generally triangle whose top is located at a widthwise center of lines of wire 13a, 13b, 13c and 13d.

[0039]

The shape of the cover-side projections 25 and the base-side projections 26 is not limited to the one shown in FIG. 5, as long as those projections have such a shape as to overlap with the lines of wire 13a, 13b, 13c and 13d along the longitudinal direction of the lines of wire 13a, 13b, 13c and 13d. For example, as shown in FIG. 6, the cover-side projections 25 and the base-side projections 26 may be formed to project toward the inside thereof in a tapered manner from the ends of the cover-side opening 17/the base-side opening 18, with the basal width 28 slightly larger than the line width 24 of the lines of wire 13a, 13b, 13c and 13d. Further, those projections 25, 26 may be formed in such a rectangular shape as to overlap with the lines of wire 13a, 13b, 13c and 13d along the longitudinal direction of the lines of wire 13a, 13b, 13c and 13d, without limiting to the generally

triangle shape.

[0040]

The terminal portions 16 having these cover-side projections 25 and the base-side projections 26 are formed as follows. In the process of FIG. 3(c), the cover layer 14 is opened in such a manner as to form the cover-side projections 25 to thereby produce the cover-side opening 17. In the process of FIG. 3(d), the base layer 12 is opened in such a manner as to form the base-side projections 26 to thereby produce the base-side opening 18. Thereafter, in the process of FIG. 3(e), the metal plated layer 15 is formed on each side of the conductive pattern 13 exposed in the cover-side opening 17 and the base-side opening 18.

[0041]

In this formation of the wired circuit board 11, since the cover-side projections 25 and the base-side projections 26 are formed in the cover layer 14 and the base layer 12 in the crossing areas 21 where the ends of the cover-side opening 17/the base-side opening 18 and the conductive patterns 13 are crossed each other, so as to project from the ends of the cover-side opening 17/the base-side opening 18 onto the conductive pattern 13 in the cover-side opening 17 and the base-side opening 18, respectively, the physical strength of the conductive pattern 13 at the ends of the cover-side opening 17 and at the ends of the base-side opening 18 can be reinforced. This can produce the effect that for example when the conductive pattern 13 are subject to stress concentration at exposed portions thereof at ends of the cover-side opening 17 and base-side opening 18 in the process of bonding the terminal portions 16 and the external connecting terminals by applying

supersonic vibration of the bonding tool, the disconnection of the conductive pattern 13 can be effectively prevented, thus providing improved connection reliability.

[0042]

5 It is to be noted that in the wired circuit board 11, both of cover-side projections 25 and the base-side projections 26 are not necessarily required. For example, only the cover-side projections 25 may be formed, as shown in FIG. 7. Alternatively, only the base-side projections 26 may be formed, as shown in FIG. 8.

10 [0043]

Further, modification may be made of the invention by forming the widened portions 22 in the conductive pattern 13 and also forming the cover-side projections 25 in the cover layer 14 and/or forming the base-side projections 26 in the base layer 12, though not shown.

15 [0044]

The wired circuit board 11 having these terminal portions 16 is particularly preferably applicable to a suspension board with circuit.

[0045]

20 Referring to FIG. 9, there is shown a perspective view of a suspension board with circuit presented as an embodiment of the wired circuit board of the present invention. The suspension board with circuit 31 mounts thereon a magnetic head of a hard disk driver (not shown) and suspends the magnetic head while holding a minute interval between the magnetic head and a magnetic disk against airflow generated when the magnetic head and
25 the magnetic disk run relative to each other. The suspension board with

circuit has the lines of wire 34a, 34b, 34c, 34d, integrally formed in the form of a specified wired circuit pattern, for connecting the magnetic head and a read/write board 39 formed as an external circuit.

[0046]

5 In FIG. 9, the suspension board with circuit 31 has a base layer 33, as a first insulating layer of insulating material, which is formed on a supporting board 32 extending longitudinally as a metal supporting layer. A conductive pattern 34 is formed on the base layer 33 in the form of a specified wired circuit pattern, and a cover layer 35 (not shown) is formed
 10 on the conductive pattern 34 as a second insulating layer of insulating material. The conductive pattern 34 is provided in the form of the plurality of lines of wire 34a, 34b, 34c and 34d arrayed in parallel with spaced at a predetermined interval.

[0047]

15 Gimbals 36 for fitting the magnetic head therein are formed in the supporting board 32 by cutting out the supporting board 32 at a front end portion thereof. At the front end portion of the supporting board 32, magnetic head connecting terminals 37 are formed to connect between the magnetic head and the lines of wire 34a, 34b, 34c and 34d. At the rear end
 20 portion of the supporting board 32, external-side connecting terminals 38 as the terminals are formed to connect between the read/write board 39 and the lines of wire 34a, 34b, 34c and 34d. The external-side connecting terminals 38 are formed in the ends of the lines of wire 34a, 34b, 34c and 34d, to correspond to each of the read/write terminals 54.

25 [0048]

This suspension board with circuit 31 can be formed in the following processes. First, the supporting board 32 is prepared and the base layer 33 is formed on the supporting board 32 in the form of the specified pattern, as shown in FIG. 10(a)-(d). A metal foil or a metal sheet is preferably used as the supporting board 32. For example, stainless steel, 42 alloy and the like are preferably used. The supporting board 32 used preferably has thickness of 10-60 μ m, or further preferably 15-30 μ m, and width of 50-500mm, or further preferably 125-300mm.

[0049]

10 Insulating material used for forming the base layer 33 is not limited to any particular insulating material. The insulating materials that may be used include, for example, synthetic resins such as polyimide resin, acrylic resin, polyether nitrile resin, polyether sulfonic resin, polyethylene terephthalate resin, polyethylene naphthalate resin and polyvinyl chloride
 15 resin. Of these synthetic resins, a photosensitive resin is preferably used as the base layer. A photosensitive polyimide resin is further preferably used.

[0050]

20 Then, for example when the base layer 33 is formed in the specified pattern on the supporting board 32 by using photosensitive polyimide resin, liquid solution of precursor of the photosensitive polyimide resin is applied to the whole area of the supporting board 32 prepared first, and then is dried, for example, at 60-150 $^{\circ}$ C, to form a coating 33p of the precursor of the photosensitive polyimide resin, as shown in FIG. 10(a).

25 [0051]

Then, the coating 33p is exposed to light through a photomask 40, as shown in FIG. 10(b). If required, the exposed part is heated to a specified temperature. Thereafter, the coating 33p is developed to form the coating 33p into a specified pattern, as shown in FIG. 10(c). Preferably, radiation
 5 irradiated for the exposure has an exposure wavelength in the range of 300-450nm, or preferably 350-420nm. An integrated quantity of exposure light is preferably in the range of 100-1,000mJ/cm², or further preferably 200-700mJ/cm². Further, when the exposed part of the coating 33p irradiated is heated, for example, at a temperature in the range of not less
 10 than 130°C to less than 150°C, it is solubilized (positive type) for the next processing procedure (development), while on the other hand, when heated, for example, at a temperature in the range of not less than 150°C to not more than 180°C, it is non-solubilized (negative type) for the next processing procedure (development). The development can be performed by any
 15 known method, such as a dipping process and a spraying process, by using a known developing solution such as alkaline developer. Preferably, the manufacturing method uses the negative type to produce the circuit pattern. Illustrated in FIG. 10 is an embodiment using the process steps of negative type for patterning the circuit.

20 [0052]

As shown in FIG. 10(d), the coating 33p of the precursor of the polyimide resin thus patterned is finally heated, for example, to 250°C or more to be cured (imidized), whereby the base layer 33 of polyimide resin is formed in the specified pattern. The base layer 33 thus formed have a
 25 thickness in the range of e.g. 2-30µm, or preferably 5-20µm.

[0053]

Sequentially, the conductive pattern 34 is formed on the base layer 33 in the form of a specified wired circuit pattern, as shown in FIG. 10(e). The conductive materials that may be used for forming the conductive pattern 34 include metals, such as copper, nickel, gold, solder or alloys thereof. Copper is preferably used. To form the conductive pattern 34 in the specified wired circuit pattern, the conductive pattern 34 may be formed on the base layer 33 in the specified wired circuit pattern in any known patterning process, such as the subtracting process, the additive process and the semi-additive process. In this method, the semi-additive process is preferably used.

[0054]

The conductive pattern 34 thus formed is in the form of a pattern formed by the plurality of lines of wire 34a, 34b, 34c and 34d which are spaced from each other in parallel with a given interval, as mentioned above. The conductive pattern 34 has a thickness in the range of e.g. 2-30 μ m, or preferably 5-20 μ m. The lines of wire 34a, 34b, 34c and 34d have a line width in the range of e.g. 10-500 μ m, or preferably 30-200 μ m. The interval (space width) between the adjacent lines of wire 34a, 34b, 34c and 34d is in the range of e.g. 10-500 μ m, or preferably 30-200 μ m.

[0055]

Sequentially, the conductive pattern 34 is covered with the cover layer 35 of insulating material, as shown in FIG. 10(f)-(i). The same insulating material as the insulating material of the base layer 35 is used for forming the cover layer 35. Preferably, photosensitive polyimide resin is used

therefor.

[0056]

For example when the cover layer 35 is formed by using the photosensitive polyimide resin, liquid solution of precursor of the photosensitive polyimide resin is applied to the whole area of the supporting board 32 and the base layer 33, first, and then is dried at a temperature in the range of e.g. 60-150°C, in the same manner as in the patterning of the base layer 33, to form a coating 35p of the precursor of the photosensitive polyimide resin, as shown in FIG. 10(f). Then, the coating 35p is exposed to light through the photomask 41, as shown in FIG. 10(g). If required, the exposed part is heated to a certain temperature. Thereafter, the coating 35p is developed to be patterned so that the conductive pattern 34 can be covered with the coating 35p, as shown in FIG. 10(h).

[0057]

In the patterning of the coating 35p, the photomasks 41 are placed to confront the areas where the external-side connecting terminals 38 are formed, so that the front side of the conductive pattern 34 can be exposed from the coating 35p to form the cover-side opening 42. To be more specific, the coating 35p is opened so that the cover-side opening 42 can be formed in such a rectangle shape as to include the lines of wire 34a, 34b, 34c and 34d, so as to provide the external-side connecting terminals 38 in the form of the flying lead, as mentioned later.

[0058]

The coating 35p can be exposed to light and developed under the same condition as the condition for exposing and developing the base layer 33.

Shown in FIG. 10 is the patterning in which the coating 35p is patterned in the negative type in the same manner as in the case of the base layer 33.

[0059]

As shown in FIG. 10(i), the coating 35p of the precursor of the polyimide resin thus patterned is finally heated, for example, to 250°C or more to be cured (imidized), whereby the cover layer 35 made of polyimide resin is formed on the conductive pattern 34. The cover layer 35 has a thickness in the range of e.g. 1-30μm, or preferably 2-5μm.

[0060]

Before the cover layer 35 is formed on the conductive pattern 34, the conductive pattern 34 may be protected by a thin film of rigid nickel by nickel plating.

[0061]

In the suspension board with circuit 31 thus formed, the external-side connecting terminals 38 are presented in the form of the flying lead exposed at both sides of the conductive pattern 34, as shown in FIG. 10(j)-(l).

[0062]

The external-side connecting terminals 38 are presented in the form of the terminals exposed at both sides of the conductive pattern 34 in the following processes. First, as shown in FIG. 10(j), supporting-board-side openings 43 are formed in the supporting board 32 at portions thereof where the external-side connecting terminals 38 are formed or at portions thereof corresponding to the cover-side openings 42 of the cover layer 35, so that the base layer 33 can be exposed. The supporting-board-side openings 43 can be formed by any known method. For example, after all area of the

supporting board 32 but the areas of the same corresponding to the supporting-board-side openings 43 are subjected to masking, they are chemically etched.

[0063]

5 Sequentially, as shown in FIG. 10(k), base-side openings 44 are formed in the base layer 33 exposed in the supporting-board-side openings 43 of the supporting board 32, so as to expose the conductive pattern 34. Though the base-side openings 44 can be formed by a known method, the base-side openings 44 are preferably formed by etching or by plasma
10 etching, in particular. The etching enables a portion of the base layer 33 to be precisely cut from the exposed surface of the base layer 33 to the back side of the conductive pattern 34.

[0064]

In the plasma etching, the supporting board 32 can be used as the
15 mask to etch the entire base layer 33 exposed in the supporting-board-side openings 43 of the supporting board 32. For example, after the sample is disposed between opposed electrodes in an atmosphere in which a prescribed gas is filled in therebetween, high-frequency plasma is produced therebetween. The prescribed gases that may be used include, for example,
20 He, Ne, Ar, Xe, Kr, N₂, O₂, CF₄ and NF₃. Of these gases, Ar, O₂, CF₄ and NF₃ are preferably used. These gases may be used in mixture in a prescribed proportion. The gas pressure (degree of vacuum) is in the range of 0.5-200Pa, or preferably 10-100Pa. Cited as the conditions required for producing the high-frequency plasma are the frequency in the range of e.g.
25 10kHz-20MHz, or preferably 10kHz-100kHz, and the power required for the

As shown in FIG. 11, in the external-side connecting terminals 38 of the suspension board with circuit 31, widened portions 49 as reinforcing portions extending in a widthwise direction substantially orthogonal to an extending direction of the conductive pattern 34 are provided in the
 5 conductive pattern 34 in the crossing areas 48 where the ends of the cover-side opening 42/the base-side opening 44 and the conductive patterns 34 are crossed each other, as is the case with the wired circuit board 11.

[0068]

To be more specific, the widened portions 49 are formed in the
 10 respective lines of wire 34a, 34b, 34c and 34d at positions thereof which correspond to the crossing areas 48 (two areas per each line of wire) and arranged with space from each other along the longitudinal directions of the lines of wire 34a, 34b, 34c and 34d. The widened portions 49 are formed in such a generally round shape as to protrude widthwise from the lines of
 15 wire 34a, 34b, 34c and 34d, as shown in FIG. 11(b). Each widened portion 49 is arranged, with its generally outer half portion embedded in the cover layer 35/base layer 33 and its generally inner half portion exposed in the cover-side opening 42, the base-side opening 44 and the supporting-board-side opening 43, when a maximum widthwise length between the adjacent
 20 lines of wire is defined as a boundary between the outer half portion and the inner half portion, as is the case with widened portions 22 of the wired circuit board 11. Thus, the external-side connecting terminals 38 are formed in such a dumbbell shape that the lines of wire 34a, 34b, 34c and 34d are protruded widthwise at both ends thereof in the cover-side opening
 25 42, the base-side opening 44 and the supporting-board-side opening 43.

[0069]

The widened portions 49 may be made identical in the maximum widthwise length and the longitudinal length extending along the extending direction of the conductive pattern 34 with the widened portions 22 of the wired circuit board 11 mentioned above. Also, the widened portions 49 may be formed in any shape other than the generally round shape, as long as they are shaped to protrude widthwise and have widths larger than the usual width. For example, the widened portion 49 may be formed in rectangle.

10 [0070]

The external-side connecting terminals 38 having these widened portions 49 can be formed in the processes given below. The widened portions 49 are formed with the patterning of the wired circuit pattern in the process of forming the conductive pattern 34. Then, in the processes of FIG. 10(h) and (k), the cover layer 35, the supporting board 32 and the base layer 33 are each opened so that the maximum widthwise length of the widened portion 49 can be within the crossing areas 48 and thereby the cover-side opening 42, the supporting-board-side opening 43 and the base-side opening 44 are formed. Thereafter, in the process shown in FIG. 10(i), the metal plated layer 45 is formed on each side of the conductive pattern 34 exposed in the cover-side opening 42 and the base-side opening 44/supporting-board-side opening 43.

[0071]

25 In this formation of the suspension board with circuit 31, since the widened portions 49 widened in the widthwise direction of the conductive

pattern 34 are formed in the conductive pattern 34 in the crossing areas 48 where the ends of the cover-side opening 42/base-side opening 44 and the conductive pattern 34 are crossed each other, the physical strength of the conductive pattern 34 at the ends of the cover-side opening 42 and at the ends of the base-side opening 44 can be reinforced. This can produce the effect that for example when the conductive pattern 34 are subject to stress concentration at exposed portions thereof at ends of the cover-side opening 42 and base-side opening 44 in the process of bonding the external-side connecting terminals 38 and the read/write terminals 54 by applying supersonic vibration of the bonding tool, the disconnection of the conductive pattern 34 can be effectively prevented, thus providing further improved connection reliability.

[0072]

In addition, the suspension board with circuit 31 may be formed so that the external-side connecting terminals 38 presented in the form of this flying lead can have cover-side projections 50 formed as the reinforcing portions and base-side projections 51 formed as the reinforcing portions, as shown in FIG. 12. Specifically, the cover-side projections 50 are formed to project from the ends of the cover-side opening 42 onto the conductive pattern 34 in the cover-side opening 42 in the cover layer 35 in the crossing areas 48 where the ends of the cover-side opening 42/the base-side opening 44 and the conductive patterns 34 are crossed each other. The base-side projections 51 are formed to project from the ends of the base-side opening 44 onto the conductive pattern 34 in the base-side opening 44 in the base layer 33 in the crossing areas 48.

[0073]

To be more specific, the cover-side projections 50 and the base-side projections 51 are formed in the lines of wire 34a, 34b, 34c and 34d at positions thereof corresponding to the crossing areas 48, two for each, with
 5 spaced from each other along the longitudinal direction of the lines of wire 34a, 34b, 34c and 34d, as shown in FIG. 12(b). These projections are formed in a convex shape projecting inwardly from the ends of the cover-side opening 42 and the base-side opening 44 along the extending direction of the lines of wire 34a, 34b, 34c and 34d, respectively. The cover-side
 10 projections 50 and the base-side projections 51 are overlapped with the lines of wire 34a, 34b, 34c and 34d and are so tapered (shaped generally in triangle as viewed from the top) that the overlap can gradually reduce toward the inside of the cover-side opening 42/base-side opening 44, respectively. As a result of this, the external-side connecting terminals 38
 15 are so formed that the lines of wire 34a, 34b, 34c and 34d can be covered with the cover-side projections 50 and the base-side projections 51 at opposite ends thereof in the cover-side opening 42 and the base-side opening 44.

[0074]

20 The cover-side projections 50 and the base-side projections 51 may be made identical in projection length and basal width with the cover-side projections 25 and the base-side projections 26 of the wired circuit board 11. Also, the shape of the cover-side projections 50 and the base-side projections 51 is not limited to the one shown in FIG. 12(b), as long as those projections
 25 have such a shape as to overlap with the lines of wire 34a, 34b, 34c and 34d

along the longitudinal direction of the lines of wire 34a, 34b, 34c and 34d. For example, the cover-side projections 50 and the base-side projections 51 may be formed to project toward the inside thereof in a tapered manner, with the basal width slightly larger than the line width of the lines of wire 34a, 34b, 34c and 34d. Further, those projections 50, 51 may be formed in such a rectangular shape as to overlap with the lines of wire 34a, 34b, 34c and 34d along the longitudinal direction of the lines of wire 34a, 34b, 34c and 34d, without limiting to the generally triangle shape.

[0075]

The external-side connecting terminals 38 having these cover-side projections 50 and the base-side projections 51 can be formed as follows. In the processes FIG. 10(g)-(i), the cover layer 35 is opened in such a manner as to form the cover-side projections 50 to thereby produce the cover-side opening 42. In the process of FIG. 10(k), the base layer 33 is opened in such a manner as to form the base-side projections 50 to thereby produce the base-side opening 44. Thereafter, in the process of FIG. 10(l), the metal plated layer 45 is formed on each side of the conductive pattern 34 exposed in the cover-side opening 42 and the base-side opening 44.

[0076]

In this formation of the suspension board with circuit 31, since the cover-side projections 50 and the base-side projections 51 are formed at the cover layer 35 and the base layer 33 in the crossing areas 48 where the ends of the cover-side opening 42/base-side opening 44 and the conductive patterns 43 are crossed each other, so as to project from the ends of the cover-side opening 42/the base-side opening 44 onto the conductive pattern

34 in the cover-side opening 42 and the base-side opening 44, respectively, the physical strength of the conductive pattern 34 at the ends of the cover-side opening 42 and at the ends of the base-side opening 44 can be reinforced. This can produce the effect that for example when the
 5 conductive pattern 34 are subject to stress concentration at exposed portions thereof at ends of the cover-side opening 42 and base-side opening 44 in the process of bonding the external-side connecting terminals 38 and the read/write terminals 54 by applying supersonic vibration of the bonding tool, the disconnection of the conductive pattern 34 can be effectively
 10 prevented, thus providing improved connection reliability.

[0077]

It is to be noted that in the suspension board with circuit 31, both of cover-side projections 50 and the base-side projections 51 are not necessarily required. For example, only the cover-side projections 50 may
 15 be formed, as shown in FIG. 13. Alternatively, only the base-side projections 51 may be formed, as shown in FIG. 14.

[0078]

Further, modification may be made of the invention by forming the widened portions 49 in the conductive pattern 34 and also forming the
 20 cover-side projections 50 in the cover layer 35 and/or forming the base-side projections 51 in the base layer 33, though not shown.

[0079]

In this suspension board with circuit 31, the external-side connecting terminals 38 may be formed in such a manner that the conductive pattern
 25 34 is depressed toward the supporting board 32 with respect to the

mentioned above. As a result of this, the areas of the base layer 33 in which the external-side connecting terminals 38 is to be formed is made smaller in thickness than the remaining areas of the base layer 33, as shown in FIG. 16(c) and (d).

5 [0081]

The photomasks 52 may be formed in the following manner. For example, a semi-translucent part of the front surface of the photomask 52 is finely roughened so that components of irregular reflection on the front surface of the photomask 52 can be increased to reduce components of the transmitted light in that part. Or, an irradiated light absorbing film is stuck on the semi-translucent part of the photomask 52 so that the components of the transmitted light in that semi-translucent part can be reduced. Or, a pattern having a light transmitting area and a light shielding area is formed on the semi-translucent part of the photomask 52 so that the components of the transmitted light in that part can be reduced.

15 [0082]

Further, in the case of the photomask 52 comprising a thin metal film forming a light-shielding pattern thereon, a thin metal film smaller in thickness than the thin metal film of the photomask 52 may be formed on the semi-translucent part of the photomask 52 so that the components of the transmitted light in that semi-translucent part can be reduced. In other words, this photomask 52 can be formed in the following manner: A photomask 52 with no thin metal film formed in the semi-translucent part thereof (a conventional photomask) is formed. After a resist is formed on that photomask 52 so that only the semi-translucent part can be exposed, a

thin metal film made of e.g. chromium smaller in thickness than the above-mentioned thin metal film is formed on the photomask 52 by vapor deposition or by plating and, thereafter, the resist is peeled.

[0083]

5 Of these photomasks 52, the photomasks 52 each having the semi-translucent part 53 on which the pattern of the light transmitting area and the light shielding area is formed as shown in FIG. 17 are preferably used. These photomasks 52 are each made of a sheet of glass, such as quartz glass or soda glass, of thickness of 2-5mm. The thin metal film formed on the
10 semi-translucent part 53 of the photomask 52 made of the glass is patterned so that the light transmission ratio (transmissivity) in the semi-translucent part 53 of the glass can be reduced more than in the remaining parts of the glass. The pattern of the thin metal film can be formed, for example, by the process that after a thin metal film made of e.g. chromium is formed on
15 the whole area of the glass by vapor deposition or by plating, the thin metal film is patterned by use of laser or electron beam. To be more specific, the pattern of the semi-translucent part 53 is preferably presented in the form of a repeat pattern in which the light transmitting portions and the light shielding portions being alternately arranged at a not more than $6 \mu\text{m}$ pitch
20 (width of the light transmitting portion and the light shielding portion) and of which averaged transmittance ratio is not more than 80% or preferably not more than 50%. For example, a striped pattern having the average transmission ratio of about 50% as shown in FIG. 17(a); a latticed pattern having the average transmission ratio of about 25% as shown in FIG. 17(b);
25 a circular staggered pattern having the average transmission ratio of about

25% as shown in FIG. 17(c); and a circular staggered pattern having the average transmission ratio of about 70% as shown in FIG. 17(d) are preferably used.

[0084]

5 While the patterning is provided in the negative type in the embodiment mentioned above, the patterning can be provided in the positive type as well. For example when the patterning is provided in the positive type, the photomask 52 may be so structured that the transmission ratio of irradiated light in the semi-translucent part of the photomask can
10 be increased more than in the remaining parts of the photomask.

[0085]

The base layer 33 thus formed has a thickness in the range of e.g. 2-30 μ m, or preferably in the range of 5-20 μ m. The base layer 33 usually has a thickness of about 10 μ m. The area of the base layer 33 in which the
15 external-side connecting terminals 38 are to be formed has a thickness of usually 80% or less of the thickness of the remaining areas. For example, that area of the base layer 33 preferably has thickness of not more than 8 μ m, or further preferably not more than 5 μ m. Suppose that the area of the base layer 33 in which the external-side connecting terminals 38 are to
20 be formed has thickness of 8 μ m or less, when the remaining areas have a usual thickness of 10 μ m, the time required for the opening to be formed in the later stage can be shortened to the extent corresponding to 2 μ m.

[0086]

The area of the base layer 33 in which the external-side connecting
25 terminals 38 are to be formed has a lower limit of thickness or a minimum

thickness to serve as a barrier layer against the conductive pattern 34 when the supporting board 32 is opened. For example, the area of the base layer 33 in which the external-side connecting terminals 38 are to be formed can have e.g. 3 μ m, or further about 1 μ m, as the minimum thickness.

5 Accordingly, the area of the base layer 33 in which the external-side connecting terminals 38 are to be formed preferably has a thickness in the range of 0.1-8 μ m or further preferably 1.0-5 μ m.

[0087]

10 Sequentially, the conductive pattern 34 is formed on the base layer 33 in the form of a specified wired circuit pattern in the same manner as in the above, as shown in FIG. 16(e). Since the areas of the base layer 33 on which the external-side connecting terminals 38 are to be formed are made smaller in thickness than the remaining areas of the base layer 33, the conductive pattern 34 is formed so that its portions on which metal plated
15 layers 45 are formed in the later stage are depressed toward the supporting board 32 with respect to the remaining portions of the conductive pattern 34 to an extent corresponding to the reduced thickness. In this formation of the conductive pattern 34, the widened portions 49 are formed simultaneously with the patterning of the wired circuit pattern.

20 [0088]

Sequentially, as shown in FIG. 16(f)-(i), the conductive pattern 34 is covered with the cover layer 35 in the same manner as in the above. Then, the cover-side opening 42 is formed in the area of the conductive pattern 34 in which the external-side connecting terminal 38 is to be formed so that the
25 maximum lengths of the widened portions 49 are placed in the crossing

areas 48. Thereafter, the supporting-board-side opening 43 is formed to be larger than the area of the supporting board 32 corresponding to the cover-side opening 42, as shown in FIG. 16(j). Then, the base-side opening 44 is formed in the base layer 33 exposed in the supporting-board-side opening 43 so that the maximum lengths of the widened portions 49 are placed in the crossing areas 48, as shown in FIG. 16(k). Thereafter, the metal plated layers 45 is formed on each side of the conductive pattern 34 exposed in the cover-side opening 42 and in the base-side opening 44/ supporting-board-side opening 43, as shown in FIG. 16(l). The metal plated layer 45 thus formed is positioned with a certain space between its periphery and the peripheries of the base-side opening 44 and supporting-board-side opening 43.

[0089]

When the suspension board with circuit 31 is produced in this method, the base layer 33 is formed to have smaller thickness at the base-side opening 44 for exposing the conductive pattern 34 than at the remaining portions of the base layer 33 in the process of forming the base layer 33. Consequently, when the base layer 33 is etched in the process of forming the external-side connecting terminals 38, as shown in FIG. 16(k), the etching time required for the conductive pattern 34 to be exposed can be shortened to an extent corresponding to the difference between the reduced thickness of the base layer 33 at the opening portions 31 and the thickness of the remaining portions. This enables the conductive pattern 34 to be exposed in a short time, and as such can provide improved efficiency in producing the external-side connecting terminals 38 in the form of the flying lead

exposed at both sides thereof.

[0090]

In this formation, since the base-side opening 44 and the supporting-board-side opening 43 are formed to be larger than the exposed portion of the conductive pattern 34, a certain space is left between the periphery of the metal plated layer 45 and the peripheries of the base-side opening 44 and supporting-board-side opening 43. This can produce the effect that for example when the metal plated layer 45 is increased in thickness for improvement in connection reliability, the metal plated layer 45 and the supporting board 32 can be prevented from contacting with each other. This can surely prevent occurrence of a short circuit from the contact between the metal plated layer 45 and the supporting board 32, thus providing improved connection reliability and voltage proof property of the suspension board with circuit 32.

[0091]

In the suspension board with circuit 31, the interval formed between the periphery of the metal plated layer 45 and the periphery of the supporting-board-side opening 43 is preferably at least 1 μ m, or preferably in the order of 2-100 μ m.

[0092]

Further, in this formation, since the area of the conductive pattern 34 in which the metal plated layer 45 is formed is so formed as to be depressed toward the supporting board 32, the distance from the front side of the supporting board 32 to the front side of the metal plated layer 45 is shortened to an extent corresponding to the depression with respect to the

remaining areas of the conductive pattern 34 and, as a result of this, the metal plated layers 45 are placed closer to the outside of the supporting board 32 to that extent. This can produce the effect that for example when the external-side connecting terminals 38 are connected with read/write terminals 54 of the read/write board 39 in such a manner that the read/write terminals 54 are laid over the metal plated layers 45 and are bonded to each other by applying supersonic vibration of the bonding tool, the pressure bonding can be well ensured, thus providing further improved connection reliability.

10 [0093]

In the suspension board with circuit 31 thus formed, the thicknesswise interval formed between the front side of the metal plated layers 45 and the interface between the base layer 33 and the supporting board 32 is preferably $\pm 6\mu\text{m}$, or further preferably $\pm 2\mu\text{m}$.

15 [0094]

This suspension board with circuit 31 may be formed so that the external-side connecting terminals 38 presented in the form of the flying lead can have cover-side projections 50 formed as the reinforcing portions and base-side projections 51 formed as the reinforcing portions, as shown in FIG. 18. Specifically, the cover-side projections 50 are formed to project from the ends of the cover-side opening 42 onto the conductive pattern 34 in the cover-side opening 42 in the cover layer 35 in the crossing area 48 where the ends of the cover-side opening 42/the base-side opening 44 and the conductive patterns 34 are crossed each other. The base-side projections 51 are formed to project from the ends of the base-side opening 44 onto the

conductive pattern 34 in the base-side opening 44 in the base layer 33 in the crossing areas 48.

[0095]

To be more specific, the cover-side projections 50 and the base-side
5 projections 51 are formed in the respective lines of wire 34a, 34b, 34c and
34d at positions thereof corresponding to the crossing areas 48 (two areas
per each line of wire) and arranged with space from each other along the
longitudinal direction of the lines of wire 34a, 34b, 34c and 34d, as shown in
FIG. 18(b). These projections are formed in a convex shape projecting
10 inwardly from the ends of the cover-side opening 42 and the base-side
opening 44 along the extending direction of the lines of wire 34a, 34b, 34c
and 34d, respectively. The cover-side projections 50 and the base-side
projections 51 are overlapped with the lines of wire 34a, 34b, 34c and 34d
and are so tapered (shaped generally in triangle as viewed from the top)
15 that the overlap can gradually reduce toward the inside of the cover-side
opening 42/base-side opening 44, respectively. As a result of this, the
external-side connecting terminals 38 are so formed that the lines of wire
34a, 34b, 34c and 34d can be covered with the cover-side projections 50 and
the base-side projections 51 at opposite ends thereof in the cover-side
20 opening 42 and the base-side opening 44.

[0096]

The cover-side projections 50 and the base-side projections 51 may be
made identical in projection length and basal width with the cover-side
projections 25 and the base-side projections 26 of the wired circuit board 11
25 mentioned above. Also, the shape of the cover-side projections 50 and the

base-side projections 51 is not limited to the one shown in FIG. 18(b), as long as those projections have such a shape as to overlap with the lines of wire 34a, 34b, 34c and 34d along the longitudinal direction of the lines of wire 34a, 34b, 34c and 34d. For example, the cover-side projections 50 and
 5 the base-side projections 51 may be formed to project toward the inside thereof in a tapered manner, with the basal width slightly larger than the line width of the lines of wire 34a, 34b, 34c and 34d. Further, those projections 50, 51 may be formed in such a rectangular shape as to overlap with the lines of wire 34a, 34b, 34c and 34d along the longitudinal direction
 10 of the lines of wire 34a, 34b, 34c and 34d, without limiting to the generally triangle shape.

[0097]

In the suspension board with circuit 31 shown in FIG. 18, the base-side opening 44 is formed to be larger in area than the cover-side opening 42,
 15 so that the base-side projection 51 is formed to be larger in length than the cover-side projection 50 to that extent corresponding to the difference in area between the base-side opening 44 and the cover-side opening 42, as shown in FIG. 18(a).

[0098]

20 The external-side connecting terminals 38 having these cover-side projections 50 and the base-side projections 51 are formed as follows. In the process of FIG. 16(g)-(i), the cover layer 35 is opened in such a manner as to form the cover-side projections 50 to thereby produce the cover-side opening 42. In the process of FIG. 16(k), the base layer 33 is opened in
 25 such a manner as to form the base-side projections 50 to thereby produce

the base-side opening 44. Thereafter, in the process of FIG. 16(l), the metal plated layer 45 is formed on each side of the conductive pattern 34 exposed in the cover-side opening 42 and the base-side opening 44.

[0099]

5 It is to be noted that in the suspension board with circuit 31 as well, both of cover-side projections 50 and the base-side projections 51 are not necessarily required, as is the case with the above. For example, only the cover-side projections 50 may be formed, as shown in FIG. 19. Alternatively, only the base-side projections 51 may be formed, as shown in
10 FIG. 20.

[0100]

Further, modification may be made of the invention by forming the widened portions 49 in the conductive pattern 34 and also forming the cover-side projections 50 in the cover layer 35 and/or forming the base-side
15 projections 51 in the base layer 33, though not shown.

[0101]

Although the external-side connecting terminals 38 provided in the form of the flying lead have been exclusively discussed above, this suspension board with circuit 31 includes magnetic-head-side connecting
20 terminals 37 provided in the form of the flying lead identical with the external-side connecting terminals 38.

[0102]

EXAMPLES

While in the following, the present invention will be described in
25 further detail with reference to Examples, the present invention is not

limited to any Examples.

[0103]

EXAMPLE 1

A liquid solution of precursor of photosensitive polyimide resin was applied on the stainless steel foil (SUS304 H-TA) having thickness of 20μm so that after dried, it could have a thickness of 24μm and then dried at 130°C to thereby form a coating of the precursor of the photosensitive polyimide resin (Cf. FIG. 16(a)). Sequentially, the coating was exposed to light (405nm, 1,500mJ/cm²) through a photomask (Cf. FIG. 16(b)). The exposed part of the coating was heated to 180°C and then developed by using an alkaline developer, whereby the coating was patterned with the negative imaging (Cf. FIG. 16(c)). Sequentially, the patterned coating of the precursor of the photosensitive polyimide resin was heated at 350°C to be cured (imidized), whereby a base layer made of polyimide resin of thickness of 10μm was formed in the specified pattern (Cf. FIG. 16(d)).

[0104]

In forming the base layer, the photomask of metal film having a latticed repeat pattern in which the light transmitting portions and the light shielding portions are alternately arranged at a not more than 6 μm pitch (which corresponds to the photomask 52 having the average transmission ratio of about 25% shown in FIG. 17(b)), was positioned over the coating at its portion which is to be opened in the later stage and at which an external-side connecting terminals are to be formed. Then, the coating was exposed to light through the photomask, so that the amount of light exposure in the portion of the coating at which the external-side

connecting terminals are to be formed could be reduced more than the amount of light exposure in the remaining portions of the coating (Cf. FIG. 16(b)). As a result of this, after the coating was developed and cured, the base layer having a thickness of $2\mu\text{m}$ at portions thereof at which the external-side connecting terminals are to be formed and a thickness of $10\mu\text{m}$ at the remaining portions thereof was obtained (Cf. FIG. 16(d)).

[0105]

Sequentially, a thin chrome film of thickness of 300\AA and a thin copper film having thickness of 700\AA were formed in sequence on the whole area of the stainless steel foil and the base layer by a sputtering deposition process. Thereafter, a plating resist having an opposite pattern to the specified wired circuit pattern was formed by use of a dry film resist, and a conductive pattern having the specified wired circuit pattern was formed in the part of the base layer where the plating resist was not formed, in the semi-additive method using the electrolysis copper plating (Cf. FIG. 16(e)). As a result of the base layer being formed to be smaller in thickness at its part at which the external-side connecting terminals are to be formed than at its remaining parts, the conductive pattern thus formed had, at its part at which the external-side connecting terminals are to be formed, concave portions depressed toward the stainless steel foil from the remaining portions of the conductive pattern with respect to the thickness direction by about $8\mu\text{m}$. The conductive pattern was formed to have thickness of $10\mu\text{m}$ and have the wired pattern formed by four lines of wire each having width of $110\mu\text{m}$ and spaced from each other in parallel at interval of $200\mu\text{m}$.

[0106]

Further, generally round widened portions (Cf. FIG. 15(b)), which were widened in the widthwise direction substantially orthogonal to the extending direction of the lines of wire and had the maximum widthwise length of $230 \mu\text{m}$ and the longitudinal length of $100 \mu\text{m}$, were formed in the respective lines of wire in crossing areas where the ends of the cover-side opening/the base-side opening and the lines of wire are crossed each other, two for each line of wire.

[0107]

10 Thereafter, the plating resist was removed by chemical etching and then the thin chromium film and the thin copper film on which the plating resist had been formed were removed by chemical etching.

[0108]

15 Sequentially, a rigid, thin nickel film having thickness of $0.1 \mu\text{m}$ was formed on the surface of the conductive pattern and the surface of the stainless steel foil by the electroless nickel plating. Thereafter, a liquid solution of a precursor of the photosensitive polyimide resin was applied on the thin nickel film and the base layer and then heated at 130°C to thereby form a coating of the precursor of the photosensitive polyimide resin (Cf. FIG. 16(f)). Sequentially, the coating was exposed to light (405nm , $1,500\text{mJ}/\text{cm}^2$) through the photomask (Cf. FIG. 16(g)). The exposed part of the coating was heated to 180°C and then developed by using an alkaline developer, whereby the coating was patterned so that the conductive layer could be covered with the coating (Cf. FIG. 16(h)). Sequentially, the
25 patterned coating of the precursor of photosensitive polyimide resin was

heated at 350°C to be cured (imidized), whereby the cover layer comprising polyimide resin of thickness of 3µm was formed on the conductive layer (FIG. 16(i)).

[0109]

5 It is to be noted that in forming the cover layer, the cover-side openings were formed in the cover layer so that when the cover layer was patterned, the thin nickel film on the conductive pattern at its part at which the external-side connecting terminals are to be formed could be exposed.

[0110]

10 Sequentially, the external-side connecting terminals were formed in the state in which their both sides were exposed. First, the supporting-board-side openings larger than the cover-side openings were formed in the stainless steel foil at its portions corresponding to the cover-side openings so that the base layer could be exposed (Cf. FIG. 16(j)). The supporting-
15 board-side openings were formed in the process that after all of the areas of the stainless steel foil, except the areas in which the supporting-board-side openings are to be formed, were subjected to masking, the stainless steel foil was subjected to the chemical etching. At the same time as the formation of the supporting-board-side openings, the gimbals were cut into a
20 predetermined shape by the chemical etching.

[0111]

Sequentially, the thin nickel film as was exposed in the cover-side openings was peeled and the thin nickel film formed on the stainless steel foil was peeled.

25 [0112]

Then, the base layer exposed in the supporting-board-side openings of stainless steel foil were opened and thereby the base-side openings were formed to expose the ground formed on the back side of the conductive pattern (Cf. FIG. 16(k)). The base-side openings were formed by the plasma etching. In the plasma etching, with the stainless steel foil as the mask, the entire base layer exposed in the supporting-board-side openings of the stainless steel foil was etched for about 2 minutes in the conditions of: the mixed gas of CF₄ and O₂ (CF₄/O₂ =20/80) used as the gas filled; the gas pressure (degree of vacuum) of 25Pa; the frequency of 13.5MHz; and the power required for the plasma etching of 2,500W.

[0113]

The base-side openings thus formed were formed in the same size and shape as the supporting-board-side openings, and the space of about 50 μm was defined between the periphery of the ground exposed in the base-side openings and the periphery of the base-side opening/supporting-board-side opening.

[0114]

Thereafter, the ground exposed in the base-side openings were peeled to expose the back side of the conductive pattern. Sequentially, the metal plated layers were formed by performing the electrolysis nickel plating and the electrolysis gold plating being alternately, so that the nickel plated layers having thickness of 2 μm and the gold plated layer having thickness of 1 μm were formed on the both sides of the conductive pattern thus exposed (FIG. 16(l)).

[0115]

The metal plated layers on the back side of the conductive pattern thus formed left the thicknesswise interval of $\pm 2\mu\text{m}$ between the front side of the metal plated layers and the interface between the base layer and the stainless steel foil and also left the interval of $47\mu\text{m}$ between the periphery of the metal plated layer and the periphery of the base-side opening/the supporting-board-side opening.

[0116]

After these processes, the suspension board with circuit was obtained in which the external connecting terminals were presented in the form of the flying lead of the conductive pattern in which the widened portions were formed in the lines of wire, respectively (Cf. FIG. 15).

[0117]

EXAMPLE 2

The suspension board with circuit having the external-side connecting terminals produced in the form of the flying lead of the conductive pattern whose lines of wire were covered with the base-side projections at their exposed ends was produced (FIG. 20) in the same operation as in Example 1, except that instead of forming the widened portions in the lines of wire of the conductive pattern, the base-side projections of generally triangle as viewed from the top having the basal width of $110\mu\text{m}$ and the projection length of $200\mu\text{m}$ were formed in the base layer in the crossing areas (two areas per each line of wire) where the ends of the base-side opening and the lines of wire are crossed each other, so as to project from the ends of the base-side opening onto the conductive pattern in the base-side opening in the process of opening the base layer to form the base-side openings (Cf. FIG.

16(k)).

[0118]

COMPARATIVE EXAMPLE 1

Except that no widened portions were formed in the lines of wire of the
5 conductive pattern, the suspension board with circuit having the external-
side connecting terminals presented in the form of the flying lead was
produced (Cf. FIG. 21) in the same operation as in Example 1.

[0119]

EVALUATION

10 After being bonded to the external terminals comprising gold pads by
applying supersonic vibration thereto by use of the bonding tool, the
external-side connecting terminals of the suspension boards with circuit
obtained in Examples 1 and 2 and Comparative Example 1 were put to the
peel tests to measure the bonding strength.

15 [0120]

The test results are shown in Table 1 given below. It should be noted
that all destructions occurred in the conductive patterns of the suspension
boards with circuit of Examples 1 and 2 took place in the areas where the
conductive pattern was covered with the cover layer and the base layer.

20 [0121]

Table 1

	Example 1	Example 2	Comparative Example 1
Bonding strength in peel test (mN)	540	590	490

[0122]

While illustrative embodiments of the present invention are provided in the above description, such is for illustrative purpose only and is not to be construed restrictively. Modification and variation of the present invention that will be obvious to those skilled in the art is to be covered by
5 the following claims.

WHAT IS CLAIMED IS:

1. A wired circuit board comprising a first insulating layer, a conductive pattern formed on the first insulating layer, a second insulating layer formed on the conductive pattern, and an opening, formed at the same position of the conductive pattern, for allowing the first insulating layer and the second insulating layer to open, so as to form a terminal portion in which front and back sides of the conductive pattern are exposed,

wherein at least any one of the first insulating layer, the second insulating layer and the conductive pattern has reinforcing portions for reinforcing the conductive pattern formed at ends of the opening in crossing areas where ends of the opening and the conductive pattern are crossed each other.

2. A wired circuit board comprising a metal supporting layer, a first insulating layer formed on the metal supporting layer, a conductive pattern formed on the first insulating layer, a second insulating layer formed on the conductive pattern, and an opening, formed at the same position of the conductive pattern, for allowing the metal supporting layer and the first insulating layer, and the second insulating layer to open, so as to form a terminal portion in which front and back sides of the conductive pattern are exposed,

wherein at least any one of the first insulating layer, the second insulating layer and the conductive pattern has reinforcing portions for reinforcing the conductive pattern formed at ends of the opening in crossing areas where ends of the opening and the conductive pattern are crossed

each other.

3. The wired circuit board according to Claim 2, wherein the wired circuit board is a suspension board with circuit.

4. A wired circuit board comprising a first insulating layer, a conductive pattern formed on the first insulating layer, a second insulating layer formed on the conductive pattern, and an opening, formed at the same position of the conductive pattern, for allowing the first insulating layer and the second insulating layer to open, so as to form a terminal portion in which front and back sides of the conductive pattern are exposed,

10 wherein the conductive pattern has widened portions formed to extend in a widthwise direction substantially orthogonal to an extending direction of the conductive pattern in crossing areas where ends of the opening and the conductive pattern are crossed each other.

5. A wired circuit board comprising a metal supporting layer, a first insulating layer formed on the metal supporting layer, a conductive pattern formed on the first insulating layer, a second insulating layer formed on the conductive pattern, and an opening, formed at the same position of the conductive pattern, for allowing the metal supporting layer and the first insulating layer, and the second insulating layer to open, so as to form a terminal portion in which front and back sides of the conductive pattern are exposed,

20 wherein the conductive pattern has widened portions formed to extend in a widthwise direction substantially orthogonal to an extending direction of the conductive pattern in crossing areas where ends of the opening and the conductive pattern are crossed each other.

6. The wired circuit board according to Claim 5, wherein the wired circuit board is a suspension board with circuit.

7. A wired circuit board comprising a first insulating layer, a conductive pattern formed on the first insulating layer, a second insulating layer formed on the conductive pattern, and an opening, formed at the same position of the conductive pattern, for allowing the first insulating layer and the second insulating layer to open, so as to form a terminal portion in which front and back sides of the conductive pattern are exposed,

wherein the first insulating layer and/or the second insulating layer have projections projecting from ends of the opening onto the conductive pattern in the opening in the crossing area where the ends of the opening and the conductive pattern are crossed each other.

8. A wired circuit board comprising a metal supporting layer, a first insulating layer formed on the metal supporting layer, a conductive pattern formed on the first insulating layer, a second insulating layer formed on the conductive pattern, and an opening, formed at the same position of the conductive pattern, for allowing the metal supporting layer and the first insulating layer, and the second insulating layer to open, so as to form a terminal portion in which front and back sides of the conductive pattern are exposed,

wherein the first insulating layer and/or the second insulating layer have projections projecting from ends of the opening onto the conductive pattern in the opening in the crossing areas where the ends of the opening and the conductive pattern are crossed each other.

9. The wired circuit board according to Claim 8, wherein the wired circuit

ABSTRACT OF THE DISCLOSURE

A wired circuit board having a terminal portion formed as a flying lead that can provide enhanced strength of the conductive pattern, both sides of which are exposed, by simple construction to effectively prevent disconnection of the conductive pattern. The wired circuit board having the terminal portion formed as the flying lead in which the both sides of the conductive pattern are exposed includes, in crossing areas where ends of a cover-side opening and ends of a base-side opening and the conductive pattern are crossed each other, (i) the widened portions formed in the conductive pattern or (ii) cover-side projections and base-side projections formed in the cover layer and the base layer, respectively.

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 15




FIG. 16




FIG. 17




FIG. 18




FIG. 19




FIG. 20






FIG. 21



PRIOR ART

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number

Declaration and Power of Attorney for Patent Application

特許出願宣言書及び委任状

Japanese Language Declaration

日本語宣言書

私は、以下に記名された発明者として、ここに下記の通り宣言する：

As a below named inventor, I hereby declare that

私の住所、郵便の宛先そして国籍は、私の氏名の後に記載された通りである。

My residence post office address and citizenship are as stated next to my name.

下記の名称の発明について、特許請求範囲に記載され、且つ特許が求められている発明主題に関して、私は、最初、最先且つ唯一の発明者である（唯一の氏名が記載されている場合）か、或いは最初、最先且つ共同発明者である（複数の氏名が記載されている場合）と信じている。

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

WIRED CIRCUIT BOARD

上記発明の明細書はここに添付されているが、下記の欄がチェックされている場合は、この限りでない：

the specification of which is attached hereto unless the following box is checked

_____ の日に出版され、
 この出版の米国出版番号またはPCT国際出版番号は、
 _____ であり、且つ
 _____ の日に補正された出版（該当する場合）

was filed on _____
 as United States Application Number or
 PCT International Application Number
 _____ and was amended on
 _____ (if applicable)

私は、上記の補正書によって補正された、特許請求範囲を含む上記明細書を検討し、且つ内容を理解していることをここに表明する。

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above

私は、連邦規則法典第37編規則1.56に定義されている、特許性について重要な情報を開示する義務があることを認める。

I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56

Burden Hour Statement This form is estimated to take 0.4 hours to complete. Time will vary depending upon the need of the individual case. Any comments on the amount of time you are required to complete this form should be sent to Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner of Patents and Trademarks, Washington, DC 20231.

Japanese Language Declaration
(日本語宣言書)

私は、ここに、以下に記載した外国での特許出願または発明者証の出願、或いは米国以外の少なくとも一国を指定している米国法典第35編第365条(a)によるPCT国際出願について、同第119条(a)-(d)項又は第365条(b)項に基づいて優先権を主張するとともに、優先権を主張する本出願の出願日より前の出願日を有する外国での特許出願または発明者証の出願、或いはPCT国際出願については、いかなる出願も、下記の枠内をチェックすることにより示した。

I hereby claim foreign priority under Title 35, United States Code, Section 119(a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or 365(a) of any PCT International application which designated at least one country other than the United States listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or PCT International application having a filing date before that of the application for which priority is claimed

Prior Foreign Application(s)
外国での先行出願

Priority Not Claimed
優先権主張なし

2001-216812	Japan	17th / July / 2001	<input type="checkbox"/>
(Number) (番号)	(Country) (国名)	(Day/Month/Year Filed) (出願日/月/年)	
(Number) (番号)	(Country) (国名)	(Day/Month/Year Filed) (出願日/月/年)	<input type="checkbox"/>

私は、ここに、下記のいかなる米国仮特許出願についても、その米国法典第35編119条(e)項の利益を主張する。

I hereby claim the benefit under Title 35, United States Code, Section 119(e) of any United States provisional application(s) listed below

(Application No) (出願番号)	(Filing Date) (出願日)	(Application No) (出願番号)	(Filing Date) (出願日)
----------------------------	------------------------	----------------------------	------------------------

私は、ここに、下記のいかなる米国出願についても、その米国法典第35編120条に基づく利益を主張し、又米国を指定するいかなるPCT国際出願についても、その同第365条(c)に基づく利益を主張する。また、本出願の各特許請求の範囲の主題が、米国法典第35編第112条第1段に規定された態様で、先行する米国出願又はPCT国際出願に開示されていない場合においては、その先行出願の出願日と本国内出願日またはPCT国際出願日との間の期間中に入手された情報で、連邦規則法典第37編規則1.56に定義された特許性に関わる重要な情報について開示義務があることを承認する。

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s), or 365(c) of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of Title 35, United States Code Section 112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56 which became available between the filing date of the prior application and the national or PCT International filing date of application

(Application No) (出願番号)	(Filing Date) (出願日)	(Status: Patented, Pending, Abandoned) (現況: 特許許可、係属中、放棄)
(Application No.) (出願番号)	(Filing Date) (出願日)	(Status: Patented, Pending, Abandoned) (現況: 特許許可、係属中、放棄)

私は、ここに表明された私自身の知識に係わる陳述が真実であり、且つ情報と信ずることに基づく陳述が、真実であると信じられることを宣言し、さらに、故意に虚偽の陳述などを行った場合は、米国法典第18編第1001条に基づき、罰金または拘禁、若しくはその両方により処罰され、またそのような故意による虚偽の陳述は、本出願またはそれに対して発行されるいかなる特許も、その有効性に問題が生ずることを理解した上で陳述が行われたことを、ここに宣言する。

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true, and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

PTO/SB/106 (5-00)

Approved for use through: 10/31/02 OMB 0651-0032

Patent and Trademark Office, U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number

Japanese Language Declaration (日本語宣言書)

委任状： 私は本出願を審査する手続を行い、且つ米国特許商標庁との全ての業務を遂行するために、記名された発明者として、下記の弁護士及び/または弁理士を任命する。(氏名及び登録番号を記載すること)

POWER OF ATTORNEY As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith (list name and registration number)

書類送付先

Send Correspondence to:

直通電話連絡先 (氏名及び電話番号)

Direct Telephone Calls to: (name and telephone number)

唯一または第一発明者氏名	Full name of sole or first inventor Makoto KOMATSUBARA
発明者の署名	Inventor's signature <i>Makoto Komatsubara</i>
日付	Date 9th/July/2002
住所	Residence Osaka, Japan
国籍	Citizenship Japanese
郵便の宛先	Post Office Address c/o Nitto Denko Corporation of 1-2, Shimo-hozumi 1-chome, Ibaraki-shi, Osaka 567-8680, Japan
第二共同発明者がある場合、その氏名	Full name of second joint inventor, if any Shigenori MORITA
第二共同発明者の署名	Second inventor's signature <i>Shigenori Morita</i>
日付	Date 9th/July/2002
住所	Residence Osaka, Japan
国籍	Citizenship Japanese
郵便の宛先	Post Office Address c/o Nitto Denko Corporation of 1-2, Shimo-hozumi 1-chome, Ibaraki-shi, Osaka 567-8680, Japan

(第三以下の共同発明者についても同様に記載し、署名をすること)

(Supply similar information and signature for third and subsequent joint Inventors.)

第三の共同発明者の氏名 (該当する場合)	Full name of third joint inventor, if any Tadao OOKAWA
同第三発明者の署名 日付	Third inventor's signature Date Tadao Ookawa 9th/July/2002
住所	Residence Osaka, Japan
国籍	Citizenship Japanese
郵便の宛先	Post office address c/o Nitto Denko Corporation of 1-2, Shimo-hozumi 1-chome, Ibaraki-shi, Osaka 567-8680, Japan
第四の共同発明者の氏名 (該当する場合)	Full name of fourth joint inventor, if any Toshio SHINTANI
同第四発明者の署名 日付	Fourth inventor's signature Date Toshio Shintani 9th/July/2002
住所	Residence Osaka, Japan
国籍	Citizenship Japanese
郵便の宛先	Post office address c/o Nitto Denko Corporation of 1-2, Shimo-hozumi 1-chome, Ibaraki-shi, Osaka 567-8680, Japan
第五の共同発明者の氏名 (該当する場合)	Full name of fifth joint inventor, if any
同第五発明者の署名 日付	Fifth inventor's signature Date
住所	Residence
国籍	Citizenship
郵便の宛先	Post office address
第六の共同発明者の氏名 (該当する場合)	Full name of sixth joint inventor, if any
同第六発明者の署名 日付	Sixth inventor's signature Date
住所	Residence
国籍	Citizenship
郵便の宛先	Post office address