



Wendi Hoffenberg
Research and Reference Specialist
WilmerHale
60 State Street
Boston, MA 02109
USA

10 May 2018

Dear Ms Hoffenberg,

Re: ISLPED' 07 : proceedings of the 2007 international symposium on low power electronics and design.

This item was acquired by the British Library on **28th February, 2008**. It was catalogued and would have been available for public use from that date onwards.

Scans of the front cover, title, verso and contents pages with date stamps clearly visible are attached. The contents pages confirm the presence of the two articles you have requested, on the pages that you have quoted.

Please note that we can only provide the date that the British Library made this item available for public use; for the actual date of publication, please contact the publisher.

Yours sincerely

A handwritten signature in black ink, appearing to read "R. Lee".

Rupert Lee

Portland, Oregon, USA
August 27-29, 2007



Association for
Computing Machinery

Advancing Computing as a Science & Profession

9860648 28/02/08
INTERNATIONAL SYMPOSIUM ON LOW POWER EL
ECTRONICS AND DESIGN.



4550.271937

Year: 2007

CLR



ISLPED'07

Proceedings of the 2007 International Symposium on
Low Power Electronics and Design

Sponsored by:

ACM SIGDA & IEEE Circuits and Systems Society

with Technical Support from:

IEEE Solid-State Circuits Society & the IEEE Electron Devices Society

BRITISH LIBRARY
DOCUMENT SUPPLY CENTRE

28 FEB 2008

CONFERENCE
INDEXED



R. Lee 10 May 2018

Portland, Oregon, USA
August 27-29, 2007



Association for
Computing Machinery

Advancing Computing as a Science & Profession

BRITISH LIBRARY
DOCUMENT SUPPLY CENTRE

28 FEB 2008

CONFERENCE
INDEXED



ISLPED'07

Proceedings of the 2007 International Symposium on
Low Power Electronics and Design

Sponsored by

ACM SIGDA & IEEE Circuits and Systems Society

with technical support from

IEEE Solid-State Circuits Society & the IEEE Electron Devices Society





**Association for
Computing Machinery**

Advancing Computing as a Science & Profession

The Association for Computing Machinery
2 Penn Plaza, Suite 701
New York, New York 10121-0701

Copyright © 2007 by the Association for Computing Machinery, Inc. (ACM). Permission to make digital or hard copies of portions of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyright for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permission to republish from: Publications Dept., ACM, Inc. Fax +1 (212) 869-0481 or <permissions@acm.org>.

For other copying of articles that carry a code at the bottom of the first or last page, copying is permitted provided that the per-copy fee indicated in the code is paid through the Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

Notice to Past Authors of ACM-Published Articles

ACM intends to create a complete electronic archive of all articles and/or other material previously published by ACM. If you have written a work that has been previously published by ACM in any journal or conference proceedings prior to 1978, or any SIG Newsletter at any time, and you do NOT want this work to appear in the ACM Digital Library, please inform permissions@acm.org, stating the title of the work, the author(s), and where and when published.

ISBN: 978-1-59593-709-4

Additional copies may be ordered prepaid from:

ACM Order Department
PO Box 11405
New York, NY 10286-1405

Phone: 1-800-342-6626
(US and Canada)
+1-212-626-0500
(all other countries)
Fax: +1-212-944-1318
E-mail: acmhelp@acm.org

ACM Order Number 4770711

Printed in the USA

Table of Contents

ISLPED 2007 Organization.....	xi
Program Committee.....	xii
Sponsors & Supporters.....	xv
2006 Design Contest Winners	xvi

Keynote

- **Nanotechnology for Low-Power and High-Speed Nanoelectronics Applications**..... 1
Robert Chau (*Intel*)

Session 1: Emerging Device Technologies for Low Power

Session Chair: Yehia Massoud (*Rice University*)

Co-Chair: Chris Kim (*University of Minnesota*)

- **Compact Modeling of Carbon Nanotube Transistor for Early Stage Process-Design Exploration**..... 2
Ashia Balijepalli, Saurabh Sinha, Yu Cao (*Arizona State University*)
- **A Floating-Body Dynamic Supply Boosting Technique for Low-Voltage PD/SOI CMOS SRAM in Nanoscale**..... 8
Rajiv Joshi, Rouwaida Kanj, Keunwoo Kim, Richard Williams, Ching-Te Chuang (*IBM*)
- **Low Power FPGA Design Using Hybrid CMOS-NEMS Approach**..... 14
Yu Zhou, Shijo Thekkel, Swarup Bhunia (*Case Western Reserve University*)
- **Design and Analysis of Thin-BOX FD/SOI Devices for Low-Power and Stable SRAM in sub-50nm Technologies**..... 20
Saibal Mukhopadhyay, Keunwoo Kim, Ching-Te Chuang (*IBM T.J. Watson Research Center*)
- **Clocking Structures and Power Analysis for Nanomagnet-Based Logic Devices**..... 26
M. T. Niemier, X. S. Hu, M. Alam, G. Bernstein, W. Porod, M. Putney, J. DeAngelis (*University of Notre Dame*)

Session 2: Power-Efficient CMP Design

Chair: Massimo Poncino (*Politecnico di Torino*)

Co-chair: Qing Wu (*State University of New York at Binghamton*)

- **Energy Efficient Near-threshold Chip Multi-processing**..... 32
Bo Zhai, Ronald G. Dreslinski, David Blaauw, Trevor Mudge, Dennis Sylvester (*University of Michigan*)
- **Analysis of Dynamic Voltage/Frequency Scaling in Chip-Multiprocessors**..... 38
Sebastian Herbert, Diana Marculescu (*Carnegie Mellon University*)
- **Evaluating Design Tradeoffs in On-Chip Power Management for CMPs**..... 44
Joseph Sharkey (*Assured Information Security, Inc.*),
Alper Buyuktosunoglu, Pradip Bose (*IBM T.J. Watson Research Center*)
- **Impact of Die-to-Die and Within-Die Parameter Variations on the Throughput Distribution of Multi-Core Processors**..... 50
Keith A. Bowman, Alaa R. Alameldeen, Srikanth T. Srinivasan, Chris B. Wilkerson (*Intel Corporation*)
- **A Reusability-Aware Cache Memory Sharing Technique for High-Performance Low-Power CMPs with Private L2 Caches**..... 56
Sungjune Youn (*LG Electronics Inc.*), Hyunhee Kim, Jihong Kim (*Seoul National University*)

Session 3: Low-power Techniques for Logic, Clock Distribution, and Interconnect

Chair: Brian Otis (*University of Washington*)

Co-chair: Saibal Mukhopadhyay (*IBM*)

- **Dual Signal Frequencies and Voltage Levels for Low Power and Temperature-Gradient Tolerant Clock Distribution** 62
Sherif A. Tawfik, Volkan Kursun (*University of Wisconsin-Madison*)
- **A Robust Edge Encoding Technique for Energy-Efficient Multi-Cycle Interconnect**..... 68
Jae-sun Seo, Dennis Sylvester, David Blaauw (*University of Michigan*), Himanshu Kaul, Ram Krishnamurthy (*Intel Corporation*)
- **Low-Power Process-Variation Tolerant Arithmetic Units Using Input-Based Elastic Clocking** 74
Debabrata Mohapatra, Georgios Karakonstantis, Kaushik Roy (*Purdue University*)
- **Sleep Transistor Sizing and Control for Resonant Supply Noise Damping** 80
Jie Gu, Hanyong Eom, Chris H. Kim (*University of Minnesota*)
- **Thermal-Aware Methodology for Repeater Insertion in Low-Power VLSI Circuits** 86
Ja Chun Ku, Yehea Ismail (*Northwestern University*)

Session 4: Power Considerations at the Physical Level

Chair: Eli Chiprout (*Intel Corporation*)

Co-chair: Azadeh Davoodi (*University of Wisconsin*)

- **Post-Placement Leakage Optimization for Partially Dynamically Reconfigurable FPGAs** 92
Chi-Feng Li, Ping-Hung Yuh, Chia-Lin Yang, Yao-Wen Chang (*National Taiwan University*)
- **Power Optimal MTCMOS Repeater Insertion for Global Buses** 98
Hanif Fatemi, Behnam Amelifard, Massoud Pedram (*University of Southern California*)
- **Timing-Driven Row-Based Power Gating** 104
Ashoka Sathanur, Antonio Pullini (*Politecnico di Torino*), Luca Benini (*Università di Bologna*), Alberto Macii, Enrico Macii, Massimo Poncino (*Politecnico di Torino*)
- **Detailed Placement for Leakage Reduction Using Systematic Through-Pitch Variation** 110
Andrew B. Kahng, Swamy Muddu, Puneet Sharma (*University of California at San Diego*)
- **Early Power Grid Verification Under Circuit Current Uncertainties** 116
Imad A. Ferzli, Farid N. Najm (*University of Toronto*), Lars Kruse (*Magma Design Automation*)

Special Session

- **Future of On-Chip Interconnection Architectures** 122
Shekhar Borkar (*Intel Corporation*), Bill Dally (*Stanford University*)

Session 5: Software and System Power Optimization

Chair: Joerg Henkel (*University of Karlsruhe*)

Co-Chair: Yiran Chen (*Seagate LLC*)

- **Towards a Software Approach to Mitigate Voltage Emergencies** 123
Meeta Sharma Gupta, Krishna K. Rangan, Michael D. Smith, Gu-Yeon Wei, David Brooks (*Harvard University*)
- **Improving Disk Reuse for Reducing Power Consumption** 129
Mahmut Kandemir, Seung Woo Son (*The Pennsylvania State University*), Mustafa Karakoy (*Imperial College*)
- **PVS: Passive Voltage Scaling for Wireless Sensor Networks** 135
Youngjin Cho, Younghyun Kim, Naehyuck Chang (*Seoul National University*)
- **A Programming Environment with Runtime Energy Characterization for Energy-Aware Applications** 141
Changjiu Xian, Yung-Hsiang Lu, Zhiyuan Li (*Purdue University*)

Session 6: Leakage-Aware Architectural Synthesis

Chair: Ron Zhang (*Qualcomm*)

Co-Chair: Yung-Hsiang Lu (*Purdue University*)

- **A Process Variation Aware Low Power Synthesis Methodology for Fixed-point FIR filters** 147
Nilanjan Banerjee, Jung Hwan Choi, Kaushik Roy (*Purdue University*)
- **Voltage- and ABB-Island Optimization in High Level Synthesis** 153
Domenik Helms, Olaf Meyer, Marko Hoyer (*OFFIS Research Institute*),
Wolfgang Nebel (*University of Oldenburg*)
- **Power-Optimal RTL Arithmetic Unit Soft-Macro Selection Strategy for Leakage-Sensitive Technologies** 159
Simone Medardoni, Davide Bertozzi (*ENDIF - University of Ferrara*),
Enrico Macii (*Politecnico di Torino*)
- **Power Signal Processing: A New Perspective for Power Analysis and Optimization** 165
Quming Zhou, Lin Zhong, Kartik Mohanram (*Rice University*)

Session 7: Low-Power Memory Design and NBTI Detection

Chair: Gunjan Pandya (*Intel Corporation*)

Co-chair: Volkan Kursun (*University of Wisconsin*)

- **A 160 mV, Fully Differential, Robust Schmitt Trigger Based Sub-threshold SRAM** 171
Jaydeep P. Kulkarni, Keejong Kim, Kaushik Roy (*Purdue University*)
- **A Low-Power SRAM Using Bit-Line Charge-Recycling Technique** 177
Keejong Kim (*Purdue University*), Hamid Mahmoodi (*San Francisco State University*),
Kaushik Roy (*Purdue University*)
- **Minimizing Power Dissipation during Write Operation to Register Files** 183
Kimish Patel, Wonbok Lee, Massoud Pedram (*University of Southern California*)
- **An On-Chip NBTI Sensor for Measuring PMOS Threshold Voltage Degradation** 189
John Keane, Tae-Hyoung Kim, Chris H. Kim (*University of Minnesota*)
- **Variable-latency Adder (VL-Adder): New Arithmetic Circuit Design Practice to Overcome NBTI** 195
Yiran Chen, Hai Li (*Seagate Technology*), Jing Li, Cheng-Kok Koh (*Purdue University*)

Session 8: DVS and Thermal Management

Chair: Zhijian Lu (*Marvell Semiconductors*)

Co-chair: Jun Yang (*University of Pittsburgh*)

- **Throughput of Multi-core Processors Under Thermal Constraints** 201
Ravishankar Rao, Sarma Vrudhula, Chaitali Chakrabarti (*Arizona State University*)
- **Dynamic Voltage Frequency Scaling for Multi-tasking Systems Using Online Learning** 207
Gaurav Dhiman, Tajana Simunic Rosing (*University of California, San Diego*)
- **Thermal-Aware Task Scheduling at the System Software Level** 213
Jeonghwan Choi, Chen-Yong Cher, Hubertus Franke, Hendrik Hamann, Alan Weger, Pradip Bose
(*IBM T.J. Watson Research Center*)
- **Thermal Response to DVFS: Analysis with an Intel Pentium M** 219
Heather Hanson, Stephen W. Keckler (*The University of Texas, Austin*),
Soraya Ghiasi, Karthick Rajamani, Freeman Rawson, Juan Rubio (*IBM Austin Research Laboratory*)
- **Approximation Algorithms for Power Minimization of Earliest Deadline First and Rate Monotonic Schedules** 225
Sushu Zhang, Karam S. Chatha, Goran Konjevod (*Arizona State University*)

Plenary I

- **The Parallel Computing Landscape: A Berkeley View**231
David Patterson (*University of California, Berkeley*)

Session 9: Signal Processing, Wireless, and Communication

Chair: Chaitali Chakrabarti (*Arizona State University*)

Co-chair: Farzan Fallah (*Fujitsu Laboratories*)

- **Low Power Soft-Output Signal Detector Design for Wireless MIMO Communication Systems**232
Sizhong Chen, Tong Zhang (*Rensselaer Polytechnic Institute*)
- **A Low Power Multimedia SoC with Fully Programmable 3D Graphics and MPEG4/H.264/JPEG for Mobile Devices**238
Jeong-Ho Woo, Ju-Ho Sohn, Hyejung Kim (*KAIST*),
Jongcheol Jeong, Euljoo Jeong, Suk-Joong Lee (*Corelogic, Inc.*), Hoi-Jun Yoo (*KAIST*)
- **An Architecture For Energy Efficient Sphere Decoding**244
Ravi Jenkal, Rhett Davis (*North Carolina State University*)
- **On the Selection of Arithmetic Unit Structure in Voltage Overscaled Soft Digital Signal Processing**250
Yang Liu, Tong Zhang (*Rensselaer Polytechnic Institute*)
- **Low-power H.264/AVC Baseline Decoder for Portable Applications**256
Ke Xu, Chiu Sing Choy (*The Chinese University of Hong Kong*)

Session 10: Architectural Power Optimization

Chair: Geoffrey Yeap (*Qualcomm*)

Co-chair : Yu Cao (*Arizona State University*)

- **A 0.4-V UWB Baseband Processor**262
Vivienne Sze, Anantha P. Chandrakasan (*Massachusetts Institute of Technology*)
- **Resource Area Dilation to Reduce Power Density in Throughput Servers**268
Michael D. Powell (*Intel Massachusetts, Inc. and Purdue University*), T. N. Vijaykumar (*Purdue University*)
- **Locality-Driven Architectural Cache Sub-banking for Leakage Energy Reduction**274
Olga Golubeva, Mirko Loghi, Enrico Macii, Massimo Poncino (*Politecnico di Torino*)
- **A Multi-Model Power Estimation Engine for Accuracy Optimization**280
Felipe Klein, Guido Araujo (*Institute of Computing, UNICAMP*), Rodolfo Azevedo (*UNICAMP*),
Roberto Leao, Luiz C. V. Santos (*UFSC*)

Session 11: DC/DC Converters

Chair: William Li (*Intel*)

Co-chair: Domine Leenaerts (*NXP*)

- **A Fast-Transient Over-Sampled Delta-Sigma Adaptive DC-DC Converter for Power-Efficient Noise-Sensitive Devices**286
Minkyu Song, Dongsheng Ma (*The University of Arizona*)
- **High-Efficiency Synchronous Dual-Output Switched-Capacitor DC-DC Converter with Digital State Machine Control**292
Shiming Han, Xiaobo Wu (*Zhejiang University*), Yang Liu (*Analog Devices, Inc*)
- **A Micro Power Management System and Maximum Output Power Control for Solar Energy Harvesting Applications**298
Hui Shao, Chi-Ying Tsui, Wing-Hung Ki (*The Hong Kong University of Science and Technology*)

- **Advanced Thermal Sensing Circuit and Test Techniques Used in a High Performance 65nm Processor**304
David E. Duarte, Greg Taylor, Keng L. Wong, Usman A. Mughal, George L. Geannopoulos
(Intel Corporation)
- **Single Inductor, Multiple Input, Multiple Output (SIMIMO) Power Mixer-Charger-Supply System**310
Min Chen, Gabriel A. Rincón-Mora (Georgia Institute of Technology)

Session 12: Energy and Power Delivery

Chair: Nemani Mahadev (Intel Corporation)

Co-chair: Swarup Bhunia (Case Western University)

- **Vibration Energy Scavenging and Management for Ultra Low Power Applications**316
Lu Chao, Chi-Ying Tsui, Wing-Hung Ki (Hong Kong University of Science and Technology)
- **Energy Management of DVS-DPM Enabled Embedded Systems Powered by Fuel Cell-Battery Hybrid Source**322
Jianli Zhuo, Chaitali Chakrabarti (Arizona State University),
Naehyuck Chang (Seoul National University)
- **Design of an Efficient Power Delivery Network in an SoC to Enable Dynamic Power Management**328
Behnam Amelifard, Massoud Pedram (University of Southern California)
- **Energy-Efficient and Performance-Enhanced Disks Using Flash-Memory Cache**334
Jen-Wei Hsieh (National Chiayi University), Tei-Wei Kuo, Po-Liang Wu (National Taiwan University),
Yu-Chung Huang (Genesys Logic, Inc.)
- **SAPP: Scalable and Adaptable Peak Power Management in NoCs**340
Praveen S. Bhojwani, Jason D. Lee, Rabi N. Mahapatra (Texas A&M University)

Plenary II

- **All Watts Considered**346
Luiz André Barroso (Google)

Posters

- **A 65-nm Pulsed Latch with a Single Clocked Transistor**347
Martin Saint-Laurent, Baker Mohammad, Paul Bassett (Qualcomm Inc.)
- **A Methodology for Analysis and Verification of Power Gated Circuits with Correlated Results**351
Aveek Sarkar, Shen Lin, Kai Wang (Apache Design Solutions)
- **VT Balancing and Device Sizing Towards High Yield of Sub-threshold Static Logic Gates**355
Yu Pu (Technische Universiteit Eindhoven, NXP Research Eindhoven and National University of Singapore),
José Pineda de Gyvez (Technische Universiteit Eindhoven and NXP Research),
Henk Corporaal (Technische Universiteit Eindhoven), Yajun Ha (National University of Singapore)
- **Power-Efficient LDPC Code Decoder Architecture**359
Kazunori Shimizu, Nozomu Togawa, Takeshi Ikenaga, Satoshi Goto (Waseda University)
- **A Low-Power CSCD Asynchronous Viterbi Decoder for Wireless Applications**363
Mohamed Kawokgy, C. André T. Salama (University of Toronto)
- **Reducing Cache Energy Consumption by Tag Encoding in Embedded Processors**367
Mingming Zhang, Xiaotao Chang, Ge Zhang
(Institute of Computing Technology, Chinese Academy of Sciences)

- **On Reducing Energy-Consumption by Late-Inserting Instructions into the Issue Queue** 371
 Enric Morancho, Jose Maria Llaberia, Angel Olivé (*Universitat Politècnica de Catalunya*)
- **Power-Aware Operand Delivery** 375
 Erika Gunadi, Mikko H. Lipasti (*University of Wisconsin*)
- **On the Latency, Energy and Area of Checkpointed, Superscalar Register Alias Tables** 379
 Elham Safi, Patrick Akl, Andreas Moshovos, Andreas Veneris (*University of Toronto*),
 Aggeliki Arapoyianni (*University of Athens*)
- **Adaptive Analog Biasing – A Robustness-Enhanced Low-Power Technique for Analog Baseband Design** 383
 Zhenhua Wang (*NXP Semiconductors*)
- **Slope Interconnect Effort: Gate-Interconnect Interdependent Delay Model for CMOS Logic Gates with Scaled Supply Voltage** 387
 Myeong-Eun Hwang (*Purdue University*), Seong-Ook Jung (*Yonsei University*),
 Kaushik Roy (*Purdue University*)
- **Electromigration and Voltage Drop Aware Power Grid Optimization for Power Gated ICs** 391
 Aida Todri (*University of California, Santa Barbara*), Shih-Chieh Chang (*NTHU*),
 Malgorzata Marek-Sadowska (*University of California, Santa Barbara*)
- **Reducing Display Power in DVS-enabled Handheld Systems** 395
 Jung-hi Min, Hojung Cha (*Yonsei University*)
- **Multicasting based Topology Generation and Core Mapping for a Power Efficient Networks-on-Chip** 399
 Balasubramanian Sethuraman, Ranga Vemuri (*University of Cincinnati*)
- **Phase-aware Adaptive Hardware Selection for Power-efficient Scientific Computations** 403
 Konrad Malkowski, Padma Raghavan, Mahmut Kandemir, Mary Jane Irwin (*The Pennsylvania State University*)
- **Signoff Power Methodology for Contactless Smartcards** 407
 Julien Mercier (*STMicroelectronics*), Christian Dufaza (*L2MP*), Mathieu Lisart (*STMicroelectronics*)
- **An ILP Based Approach to Reducing Energy Consumption in NoC Based CMPs** 411
 Ozcan Ozturk, Mahmut Kandemir, Seung Woo Son (*Pennsylvania State University*)
- Author Index** 415