

# ***FIFO Architecture, Functions, and Applications***

SCAA042A  
November 1999



## IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated

## Contents

	<i>Title</i>	<i>Page</i>
<b>Abstract</b> .....		<b>1</b>
<b>Introduction</b> .....		<b>1</b>
<b>FIFO Types</b> .....		<b>2</b>
Exclusive Read/Write FIFOs .....		3
Concurrent Read/Write FIFOs .....		3
Metastability of Synchronizing Circuits .....		3
Asynchronous FIFOs .....		6
Synchronous FIFOs .....		9
<b>FIFO Architectures</b> .....		<b>11</b>
Fall-Through FIFOs .....		11
Architecture .....		11
Advantages and Drawbacks .....		13
FIFOs With Static Memory .....		13
Architecture .....		13
Advantages and Drawbacks .....		14
<b>FIFOs From TI</b> .....		<b>14</b>
Features .....		14
Data Outputs With Latches .....		14
Synchronization of Flags .....		15
Edges of Outputs .....		16
Extending Word Width .....		16
Extending Memory Depth .....		17
<b>Application Examples</b> .....		<b>18</b>
Asynchronous Operation of Exclusive Read/Write FIFOs .....		18
Connection of Peripherals to Processors .....		20
Block Transfer of Data .....		23
Programmable Delay .....		24
Collecting Data Before an Event .....		24
Collecting Data Before and After an Event .....		26
<b>Summary</b> .....		<b>29</b>
<b>Acknowledgment</b> .....		<b>29</b>

## List of Illustrations

<i>Figure</i>	<i>Title</i>	<i>Page</i>
1	First-In First-Out Data Flow . . . . .	2
2	Synchronization of External Signal . . . . .	3
3	Timing Diagram for the Metastable State . . . . .	4
4	Block Diagram of Two-Level Synchronization . . . . .	4
5	Timing Diagram for Two-Level Synchronization . . . . .	5
6	Signals of FIFO With Single-Level Synchronization (Recorded for 15 Hours Under Worst-Case Conditions) . . . . .	5
7	Signals of TI SN74ACT7807 FIFO With Three-Level Synchronization (Recorded for 15 Hours Under Worst-Case Conditions) . . . . .	6
8	Connections of an Asynchronous FIFO . . . . .	6
9	Timing Diagram for Asynchronous FIFO of Length 4 . . . . .	7
10	Asynchronism When Resetting $\overline{\text{FULL}}$ Signal . . . . .	8
11	Connections of a Synchronous FIFO . . . . .	9
12	Timing Diagram for a Synchronous FIFO of Length 4 . . . . .	10
13	Circuitry of $4 \times 5$ Fall-Through FIFO . . . . .	11
14	Timing Diagram of $4 \times 5$ Fall-Through FIFO in Figure 13 . . . . .	12
15	Circular FIFO With Two Pointers . . . . .	13
16	Block Diagram of FIFO With Static Memory . . . . .	14
17	Waveforms on FIFO Outputs . . . . .	14
18	Signals in Synchronous FIFO SN74ACT7881 With Multilevel Synchronization of Status Outputs . . . . .	15
19	Extending Word Width of Asynchronous FIFOs . . . . .	16
20	Extending Word Width of Synchronous FIFOs . . . . .	17
21	Extending Memory Depth of Synchronous FIFOs . . . . .	17
22	Timing Conditions for WRITE CLOCK and READ CLOCK . . . . .	18
23	Synchronizing Circuit for Generating WRITE CLOCK and READ CLOCK Signals . . . . .	18
24	Timing of Signals in Synchronizing Circuit . . . . .	19
25	Connection of Unidirectional Peripheral With the SN74ACT7881 FIFO . . . . .	20
26	Connection of Bidirectional Peripheral With the SN74ACT2235 FIFO . . . . .	21
27	Connection of Bidirectional Peripheral With DMA and SN74ACT2235 FIFO . . . . .	22
28	Video Signal With Picture Information and Porch . . . . .	22
29	Digitizing and Compressing a Video Signal With the TMS320C30 Signal Processor . . . . .	23
30	Block Transfer of Data With Synchronous SN74ACT7881 FIFO . . . . .	23
31	Programmable Digital Delay With the SN74ACT7881 . . . . .	24
32	Timing of Signals in Programmable Digital Delay With the SN74ACT7881 . . . . .	24
33	Collecting Data Before an Event With the SN74ACT7881 . . . . .	25
34	Timing of Device Shown in Figure 33 . . . . .	25
35	Collecting Data Before and After an Event With the SN74ACT7881 . . . . .	26
36	Timing of Signals in the SN74ACT7881 During Initialization and Start of Data Capture . . . . .	27
37	Timing of Signals in the SN74ACT7881 at End of Data Capture and Start of Readout . . . . .	28

## Abstract

First-in first-out memories (FIFOs) have progressed from fairly simple logic functions to high-speed buffers incorporating large blocks of SRAM. This application report takes a detailed look at the evolution of FIFO device functionality and at the architecture and applications of FIFO devices from Texas Instruments (TI™). The first part presents the different functions of FIFOs and the resulting types that are found. The second part deals with current FIFO architectures and the different ways in which they work. Finally, some application examples are given to illustrate the use of FIFOs from the TI product spectrum.

## Introduction

In every item of digital equipment there is exchange of data between printed circuit boards (PCBs). Intermediate storage or buffering always is necessary when data arrive at the receiving PCB at a high rate or in batches, but are processed slowly or irregularly.

Buffers of this kind also can be observed in everyday life (for example, a queue of customers at the checkout point in a supermarket or cars backed up at traffic lights). The checkout point in a supermarket works slowly and constantly, while the number of customers coming to it is very irregular. If many customers want to pay at the same time, a queue forms, which works by the principle of first come, first served. The backup at traffic lights is caused by the sporadic arrival of the cars, the traffic lights allowing them to pass through only in batches.

In electronic systems, buffers of this kind also are advisable for interfaces between components that work at different speeds or irregularly. Otherwise, the slowest component determines the operating speed of all other components involved in data transfer.

In a compact-disk player, for instance, the speed of rotation of the disk determines the data rate. To make the reproduced sound fluctuations independent of the speed, the data rate of the A/D converter is controlled by a quartz crystal. The different data rates are compensated by buffering. In this way, the sound fluctuations are largely independent of the speed at which disks rotate.

A FIFO is a special type of buffer. The name FIFO stands for first in first out and means that the data written into the buffer first comes out of it first. There are other kinds of buffers like the LIFO (last in first out), often called a stack memory, and the shared memory. The choice of a buffer architecture depends on the application to be solved.

FIFOs can be implemented with software or hardware. The choice between a software and a hardware solution depends on the application and the features desired. When requirements change, a software FIFO easily can be adapted to them by modifying its program, while a hardware FIFO may demand a new board layout. Software is more flexible than hardware. The advantage of the hardware FIFOs shows in their speed. A data rate of 3.6 gigabits per second is specified for a Texas Instruments (TI™) SN74ABT7819 FIFO.

This application report takes a detailed look at TI FIFO devices. The first part presents the different functions of FIFOs and the resulting types that are found. The second part deals with current FIFO architectures and the different ways in which they work. Finally, some application examples are given to illustrate the use of FIFOs available from TI.

# Explore Litigation Insights

Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

## Real-Time Litigation Alerts



Keep your litigation team up-to-date with **real-time alerts** and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

## Advanced Docket Research



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

## Analytics At Your Fingertips



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

## API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

## LAW FIRMS

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

## FINANCIAL INSTITUTIONS

Litigation and bankruptcy checks for companies and debtors.

## E-DISCOVERY AND LEGAL VENDORS

Sync your system to PACER to automate legal marketing.