# UNITED STATES PATENT AND TRADEMARK OFFICE BEFORE THE PATENT TRIAL AND APPEAL BOARD Intel Incorporated Petitioner v. Qualcomm Incorporated Patent Owner Case IPR2018-01334<sup>1</sup> Patent 8,838,949

PATENT OWNER RESPONSE TO PETITION FOR *INTER PARTES*REVIEW PURSUANT TO 37 C.F.R. § 42.220

<sup>&</sup>lt;sup>1</sup> IPR2018-01335 and IPR2018-01336 have been consolidated with the instant proceeding.



# TABLE OF CONTENTS

I.	INTE	RODUCTION1					
II.	THE	ALLI	ALLEGED GROUND OF UNPATENTABILITY2				
III.	THE	THE '949 PATENT AND ITS PROSECUTION HISTORY3					
	A.	Overview of the '949 Patent					
	B.	Prosecution History of the '949 Patent8					
IV.	CLAIM CONSTRUCTION9						
	A.	System Memory9					
	B.	Image Header					
	C.	Hardware Buffer14					
	D.	Scat	Scatter Loader Controller				
	E.	Mea	Means-Plus-Function Limitations				
		1.	"means for processing, by the secondary processor, the image header to determine at least one location within system memo to which the secondary processor is coupled to store each data segment"	ory a			
		2.	"means for scatter loading, by the secondary processor, each data segment directly to the determined at least one location within the system memory, and each data segment being scat loaded based at least in part on the processed image header"				
V.	LEV	EL OI	F ORDINARY SKILL IN THE ART	.21			
VI.	OVERVIEW OF THE CITED REFERENCES22						
	A.	Overview of Svensson					
	B.	Overview of Bauer					
	C.	Overview of Kim28					



	D.	Over	view of Zhao	.31	
	E.	Overview of Lim		.32	
VII.	PETITIONER'S PROPOSED REFERENCE COMBINATIONS DO NOT RENDER CLAIMS 1-23 OBVIOUS				
	A.	The Petitions Fail to Establish a <i>Prima Facie</i> Case of Obviousness			
	B.	The POSA Would Not Combine Bauer, Svensson, and Kim as Proposed by Petitioner, and the Reference Combinations Therefore Fail to Render Obvious the Challenged Claims			
		1.	Bauer Is Directed to a File Format of a Binary Data Image and Provides No Disclosure on Loading Data in a Multi-Processor System.	or	
		2.	Svensson Discloses a Bootloader and Method of Loading Da from a Primary Processor to a Secondary Processor		
		3.	In Combining Bauer and Svensson, the POSA Would Follow the Express Teachings of Svensson to Transfer Data to the Secondary Processor in a Block Format		
		4.	Properly Combined, the References Fail to Meet Multiple Claim Limitations.	.48	
	C.	that the Baue	if the POSA Was Motivated to Combine the References Such he Secondary Processor Receives the Binary Data Image of r, the Reference Combinations Still Fail to Meet Multiple rations		
		1.	Loading Each Received Data Segment Directly to System Memory of the Secondary Processor	.50	
		2.	Scatter Loading	.58	
		3.	The Secondary Processor Receiving the Image Header and Each Data Segment Separately	.61	
		4	Hardware Buffer	70	



	5.	Scatter Loader Controller	71	
	6.	The Limitations of Dependent Claims 2 and 12	75	
VIII.	CON	NCLUSION	78	



Pursuant to the Board's Institution Decisions in IPR2018-01334, -01335, and -01336 (Paper 10 in each proceeding, entered March 18, 2019), Patent Owner Qualcomm, Inc. ("Qualcomm" or "Patent Owner") submits this response in opposition to the Petitions for *Inter Partes* Review of U.S. Patent No. 8,838,949 (the "'949 patent") filed by Intel Incorporated ("Intel" or "Petitioner").

### I. INTRODUCTION

The '949 patent describes and claims improved systems for loading a data image from a first "primary" processor onto a target "secondary" processor. The patent describes that in prior-art approaches, a data image is loaded to a secondary processor using an intermediate buffering step, where data is transferred into a temporary buffer of the system memory and then loaded into "target locations" of the system memory. Ex. 1001<sup>2</sup> at 2:17-34. The '949 patent improves upon the conventional technology by providing "a direct scatter load technique" for loading an image from a primary processor to a secondary processor without using "the intermediate step of buffering required in traditional loading processes." *Id.* at 4:43-47; 7:20-26. The '949 patent refers to this as a "Zero Copy Transport Flow" and describes the technique in detail. *Id.* at 7:16-12:57.

<sup>2</sup> All citations to Petitioner's exhibits herein refer to the exhibits listed in Petitioner's Consolidated Exhibit List (Paper 14), as filed in IPR2018-01334.



# DOCKET

# Explore Litigation Insights



Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

# **Real-Time Litigation Alerts**



Keep your litigation team up-to-date with **real-time** alerts and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

# **Advanced Docket Research**



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

# **Analytics At Your Fingertips**



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

### API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

### **LAW FIRMS**

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

### **FINANCIAL INSTITUTIONS**

Litigation and bankruptcy checks for companies and debtors.

## **E-DISCOVERY AND LEGAL VENDORS**

Sync your system to PACER to automate legal marketing.

