

### US006247084B1

# (12) United States Patent

Apostol, Jr. et al.

US 6,247,084 B1 (10) Patent No.:

(45) Date of Patent: Jun. 12, 2001

### (54) INTEGRATED CIRCUIT WITH UNIFIED MEMORY SYSTEM AND DUAL BUS **ARCHITECTURE**

(75) Inventors: George Apostol, Jr., Santa Clara; Peter

R. Baran, Fremont; Roderick J. McInnis, Milpitas, all of CA (US)

(73) Assignee: LSI Logic Corporation, Milpitas, CA

(US)

(\*) Notice: Subject to any disclaimer, the term of this

patent is extended or adjusted under 35

U.S.C. 154(b) by 0 days.

(21) Appl. No.: 09/166,262

(22) Filed: Oct. 5, 1998

### Related U.S. Application Data

(60)Provisional application No. 60/061,489, filed on Oct. 8,

(52) U.S. Cl. ...... 710/108; 710/100; 710/240; 711/147; 711/149; 711/150 711/150; 710/240, 100, 108

#### (56)References Cited

### U.S. PATENT DOCUMENTS

5,561,777		10/1996	Kao et al	395/405
5,805,905	*	9/1998	Biswas et al	710/244
5,822,768	*	10/1998	Shakkarwar	711/149
5,854,638	*	12/1998	Tung	345/512


\* cited by examiner

Primary Examiner—Rupal D. Dharia


### **ABSTRACT**

A unified memory system includes a processor, a memory controller, a plurality of bus transactor circuits and a shared memory port. A processor bus is coupled between the processor and the memory controller. A first multiple-bit, bidirectional system bus is coupled between the shared memory port, the memory controller and the plurality of bus transactor circuits. A second multiple-bit, bidirectional system bus is coupled between the memory controller and the plurality of bus transactor circuits.


#### 19 Claims, 36 Drawing Sheets













0xC0000000	1G	Reserved for future use
0x40000000	2G	System memory
0x20000000	512M	PCI memory
0x1FC00000	4M	Flash/PROM
0x17C00000	128M	System ROM
0x10600000	118M	Reserved for future use
0x10500000	1M	Serial I/O Block Registers
0x10400000	1M	Parallel I/O Block Registers
0x10300000	1M	Graphics & Display Registers
0x10200000	1M	Memory Controller Registers
0x10000000	2M	System & CPU Config address space (TLB & Cache Tags and Rams)
0x08000000	128M	Alias address for first 128M PCI memory
0x00000000	128M	Alias address for first 128M System memory
90	94	92

FIG.\_3






FIG.\_4

# DOCKET A L A R M

# Explore Litigation Insights



Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

# **Real-Time Litigation Alerts**



Keep your litigation team up-to-date with **real-time** alerts and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

## **Advanced Docket Research**



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

# **Analytics At Your Fingertips**



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

## API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

### **LAW FIRMS**

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

### **FINANCIAL INSTITUTIONS**

Litigation and bankruptcy checks for companies and debtors.

## **E-DISCOVERY AND LEGAL VENDORS**

Sync your system to PACER to automate legal marketing.

