UNITED STATES PATENT AND TRADEMARK OFFICE
BEFORE THE PATENT TRIAL AND APPEAL BOARD
KINGSTON TECHNOLOGY COMPANY, INC.,
Petitioner,
v.
MEMORY TECHNOLOGIES, LLC,
Patent Owner
U.S. Patent No. RE45,542

DECLARATION OF R. JACOB BAKER, Ph.D., P.E., REGARDING U.S. PATENT NO. RE45,542



Declaration in Support of *Inter Partes* Review of U.S. Patent RE45,542

TABLE OF CONTENTS

Contents

I.		INTRODUCTION]
	A.	Educational Background	1
	B.	Career History	2
	C.	Other Relevant Qualifications	7
	D.	Materials and Other Information Considered	8
II.		LEGAL PRINCIPLES	8
	A.	Legal Standard for Prior Art	9
	B.	Legal Standard for Anticipation	10
	C.	Legal Standard for Obviousness	11
	D.	Legal Standard for Claim Construction	16
	E.	Legal Standard for Priority Date	23
III		LEVEL OF ORDINARY SKILL IN THE ART	24
IV PA	•	BACKGROUND OF THE TECHNOLOGY OF THE RE542 ENT	25
	A.	Power Needs of Peripheral Devices	25
	B.	Power Management	28
	C.	Limiting Power Consumption	31
V.		OVERVIEW OF THE RE542 Patent	35
	A.	Summary of the RE542 Patent	35
	B.	The RE542 Patent Prosecution History	45
VI	•	CLAIM CONSTRUCTION (37 C.F.R. § 42.104(b)(3))	54
	A.	"peripheral device"	55



Declaration in Support of *Inter Partes* Review of U.S. Patent RE45,542 D. "maximum power consumption of the peripheral device"................63 BRIEF DESCRIPTION OF PRIOR ART RELIED UPON......71 VII. VIII. CLAIM-BY-CLAIM EXPLANATION OF GROUNDS OF UNPATENTABILITY......78 A. Ground 1: Garner anticipates Claims 18, 23, 28-29, 32-33, 37, 38, and B. Ground 2: The combination of Garner and Toombs renders Claims 18, 23-24, 28-29, 32-33, and 37-40 obvious under § 103......112 IX.

CONCLUSION......155



X.

Declaration in Support of *Inter Partes* Review of U.S. Patent RE45,542

I. INTRODUCTION

- 1. My name is R. Jacob Baker Ph.D., P.E. I am a Professor of Electrical and Computer Engineering at the University of Nevada, Las Vegas. I have prepared this report as an expert witness on behalf of Kingston Technology Company, Inc. ("Petitioner" or "Kingston"). In this report I give my opinions as to whether claims 18, 23-24, 28-29, 32-33, and 37-40 of U.S. Patent No. RE45,542 ("the RE542 Patent") (Ex. 1001) are valid. I provide technical bases for these opinions as appropriate.
- 2. This declaration contains statements of my opinions formed to date and the bases and reasons for those opinions. I may offer additional opinions based on further review of materials in this case, including opinions and/or testimony of other expert witnesses.
- 3. I have summarized in this section my educational background, career history, publications, and other relevant qualifications. My full *curriculum vitae* is attached as Appendix A to this declaration.

A. Educational Background

4. I received a B.S. degree and a M.S. degree in electrical engineering from the University of Nevada, Las Vegas ("UNLV") in 1986 and 1988, respectively. I received my Ph.D. in Electrical Engineering from the University of Nevada, Reno, in 1993.



Declaration in Support of *Inter Partes* Review of U.S. Patent RE45,542

5. My doctoral research, culminating in the award of a Ph.D. in Electrical Engineering in 1993, investigated the use of power MOSFETs (metal oxide semiconductor field effect transistors) in the design of very high peak power, and high-speed, instrumentation. I developed techniques to reliably stack power MOSFETs to switch higher voltages, that is, greater than 1,000 V at near 100 Amps of current with nanosecond switching times. This work was reported in the paper entitled "Transformerless Capacitive Coupling of Gate Signals for Series Operation of Power MOSFET Devices," published in the IEEE Transactions on Power Electronics. The paper received the 2000 Best Paper Award from the Power Electronics Society. In addition, I have published several other papers in this area and I hold a patent, Patent No. 5,874,830, in the area of power supply design, titled, "Adaptively biased voltage regulator and operating method," which was issued on February 23, 1999.

B. Career History

6. I am a licensed Professional Engineer in the State of Idaho and have more than 30 years of experience, including extensive experience in circuit design and manufacture of Dynamic Random Access Memory (DRAM) semiconductor integrated circuit chips and CMOS Image Sensors (CISs) at Micron Technology, Inc. ("Micron") in Boise, Idaho. I also spent considerable time working on the development of Flash memory while at Micron. My efforts resulted in more than a



DOCKET

Explore Litigation Insights



Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

Real-Time Litigation Alerts



Keep your litigation team up-to-date with **real-time** alerts and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

Advanced Docket Research



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

Analytics At Your Fingertips



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

LAW FIRMS

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

FINANCIAL INSTITUTIONS

Litigation and bankruptcy checks for companies and debtors.

E-DISCOVERY AND LEGAL VENDORS

Sync your system to PACER to automate legal marketing.

