UNITED STAT	res Patent and Tradem	UNITED ST United State Address COM P.C. Box	ia, Virginia 22313-1450
APPLICATION NUMBER	FILING OR 371(C) DATE	FIRST NAMED APPLICANT	ATTY. DOCKET NO./TITLE
11/078,150	03/11/2005	Marcus W. May	SIG000124
			CONFIRMATION NO. 7355
146691		POA ACC	EPTANCE LETTER
Daylight Law, P.C. 626 Jefferson Avenue Suite 7 Redwood City, CA 94063			CC000000092558261*

Date Mailed: 07/06/2017

NOTICE OF ACCEPTANCE OF POWER OF ATTORNEY

This is in response to the Power of Attorney filed 06/29/2017.

The Power of Attorney in this application is accepted. Correspondence in this application will be mailed to the above address as provided by 37 CFR 1.33.

Questions about the contents of this notice and the requirements it sets forth should be directed to the Office of Data Management, Application Assistance Unit, at (571) 272-4000 or (571) 272-4200 or 1-888-786-0101.

/nbekele/

page 1 of 1

United State	S Patent and Tradem	ARK OFFICE UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address, CCMM(ISSIONER FOR PATENTS PC Box 1/50 Alexandria, Virgunia 22313-1450 www.splogov		
APPLICATION NUMBER	FILING OR 371(C) DATE	FIRST NAMED APPLICANT	ATTY. DOCKET NO./TITLE	
11/078,150	03/11/2005	Marcus W. May	SIG000124	
			CONFIRMATION NO. 7355	
34399		POWER	OF ATTORNEY NOTICE	
GARLICK & MARKISON				
106 E. 6th Street, Suite 900 AUSTIN, TX 78701			OC000000092558243*	
			Date Mailed: 07/06/2017	

NOTICE REGARDING CHANGE OF POWER OF ATTORNEY

This is in response to the Power of Attorney filed 06/29/2017.

• The Power of Attorney to you in this application has been revoked by the assignee who has intervened as provided by 37 CFR 3.71. Future correspondence will be mailed to the new address of record(37 CFR 1.33).

Questions about the contents of this notice and the requirements it sets forth should be directed to the Office of Data Management, Application Assistance Unit, at (571) 272-4000 or (571) 272-4200 or 1-888-786-0101.

/nbekele/

PTO/AIA/80 (07-12) Approved for use through 11/30/2014, OMB 0651-0035

U.S. Patent and Trademark Officer U.S DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a cutlection of information unless it displays a velid CMB control number

POWER OF ATTORNEY TO PROSECUTE APPLICATIONS BEFORE THE USPTO

I hereby revoke all previous powers of altomey given in the application identified in the attached statement under 37 CFR 3.73(c).

I hereby appoint:			
Practitioners asso	ciated wit	h Custom	er Number:

 \mathcal{RO}

146691

Practitioner(s) named below (if more than ten patent practitioners are to be named; then a customer number must be used):

 Name	Registration Number
	la subar baba

Name	Registration Number

As attorney(s) or agent(s) to represent the undersigned before the United States Patent and Trademark Office (USPTO) in connection with any and all patent applications assigned only to the undersigned according to the USPTO assignment records or assignments documents attached to this form in accordance with 37 CFR 3.73(c).

Please change the correspondence address for the application identified in the attached statement under 37 CFR 3.73(c) to.

	d	is associated with Customer Number.			
\square	- Firm or Individual Nam				
	Address				
	City	n An Standard Bettinde under	State		Zip
	Country				
	Telephone			Email	attelie in deligente de state ar de ser de ser L'arté de ser
	uning this form	1209 Orange Streel Wilmington, DE 19801 1, together with a statement unde) (Form PTO/AIA/S)	service of the servic
File The	d in each appli practitioners a	eation in which this form is used. popinted in this form, and must i	dentify the app	Cunder or Corn 3.7. lication in which th	its Power of Altorney is to be filed.
	The indi	SIGNATU vidual whose aignature and tills is	Applied below	ee of Record / is authorized to ad	a on behalf of the assignee a
Sigr	alure	Auto (S)	Lange Street	Date	April 6, 2017
Nan	ne Mi	chael Stolarski		Telepho	89
Title	CE	30			

2. This collection of informatics is required by 37 CFB 1.31, 1.32 and 1.33. The information is reaking to obtain or retain a benefit by ble public which is to like (and by the USPTO to process) an application. Confiderinality is governed by 38 U.S.C. 122 and 37 CFB 1.11 and 1.14. This rollection is estimated to take a minutes to complete, including gathering, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the aniount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office. U.S. Department of Commence, P.O. Box 1450. Alexandria, VA 22313-1460. DO NOT SEND FIELS OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Completeioner for Patents, P.O. Box 1450. Alexandria, VA 22313-1460.

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.

PTC/AIA/96 (08-1 Approved for use threugh 01/31/2013, OMB 0651-003 U.S. Patent and Trademark Office, U.S. DEPARTMENT OF COMMERC
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control mombe
STATEMENT UNDER 37 CFR 3.73(c)
Applicant/Patent Owner: VLSI TECHNOLOGY LLC
Application No /Patent No - 7,246,027 Filed/Issue Date: 07-17-2007
Titled: POWER OPTIMIZATION OF A MIXED-SIGNAL SYSTEM ON AN INTEGRATED CIRCUIT
VLSI TECHNOLOGY LLC , a Corporation
(Name of Assignee) (Type of Assignee, e.g., corporation, partnership, university, government agency, etc.)
states that, for the patent application/patent identified above, it is (choose one of options 1, 2, 3 or 4 below):
1. 🗹 The assignee of the entire right, title, and interest.
2. An assignee of less than the entire right, title, and interest (check applicable box):
The extent (by percentage) of its ownership interest is%. Additional Statement(s) by the owners holding the balance of the interest <u>must be submitted</u> to account for 100% of the ownership interest.
There are unspecified percentages of ownership. The other parties, including inventors, who together own the entire right, title and interest are:
L
right, title, and interest.
3. The assignee of an undivided interest in the entirety (a complete assignment from one of the joint inventors was made). The other parties, including inventors, who together own the entire right, title, and interest are:
Additional Statement(s) by the owner(s) holding the balance of the interest <u>must be submitted</u> to account for the entire right, title, and interest.
4. The recipient, via a court proceeding or the like (<i>e.g.</i> , bankruptcy, probate), of an undivided interest in the entirety (a complete transfer of ownership interest was made). The certilied document(s) showing the transfer is attached.
The interest identified in option 1, 2 or 3 above (not option 4) is evidenced by either (choose one of options A or B below):
A. An assignment from the inventor(s) of the patent application/patent identified above. The assignment was recorded in the United States Patent and Trademark Office at Reel, Frame, or for which a copy thereof is attached.
B. 🧭 A chain of title from the inventor(s), of the patent application/patent identified above, to the current assignee as follows:
1. From: MAY and FELDER To: SIGMATEL, INC., A DELAWARE CORPORATION
The document was recorded in the United States Patent and Trademark Office at
Reel 016380 , Frame 0256 , or for which a copy thereof is attached.
2. From: SIGMATEL, INC. To: SIGMATEL, LLC
The document was recorded in the United States Patent and Trademark Office at Reel 039671 Frame 0293 or for which a copy thereof is attached.

[Page 1 of 2] This collection of information is required by 37 CFR 3.73(b). The information is required to obtain or retain a benefit by the public which is to the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.11 and 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any commants on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer. U.S. Patent and Trademark Office. U.S. Department of Commence, P.O. Box 1450, Alexandria, VA, 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patente, P.O. Box 1450, Alexandria, VA, 22313-1450. TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.

		<u>STATEMEN</u>	T UNDER 37 CFR 3.73(c)
From: S	IGMATEL, LLC		To: VLSI TECHNOLOGY LLC
	The document w	as recorded in the Ur	nited States Patent and Trademark Office at
	Reel 039490	, Frame0680	or for which a copy thereof is attached.
From:			To:
	The document w	as recorded in the Ur	nited States Patent and Trademark Office at
	Reel	, Frame	, or for which a copy thereof is attached.
From:			То:
			nited States Patent and Trademark Office at
	Reel	, Frame	, or for which a copy thereof is attached.
From:			То:
			nited States Patent and Trademark Office at
	Reel	, Frame	, or for which a copy thereof is attached.
A	dditional documents in	the chain of title are I	isted on a supplemental sheet(s).

[NOTE: A separate copy (i.e., a true copy of the original assignment document(s)) must be submitted to Assignment Division in accordance with 37 CFR Part 3, to record the assignment in the records of the USPTO. See MPEP 302.08]

06-29-2017

Title or Registration Number

Date

61234

[Page 2 of 2]

The undersigned (whose title is supplied below) is authorized to act on behalf of the assignee.

/Eric Scheuerlein/

Eric Scheuerlein

Printed or Typed Name

Signature

Electronic Acknowledgement Receipt				
EFS ID:	29643117			
Application Number:	11078150			
International Application Number:				
Confirmation Number:	7355			
Title of Invention:	POWER OPTIMIZATION OF A MIXED-SIGNAL SYSTEM ON AN INTEGRATED CIRCUIT			
First Named Inventor/Applicant Name:	Marcus W. May			
Customer Number:	34399			
Filer:	Ricky Quoc Lam			
Filer Authorized By:				
Attorney Docket Number:	SIG000124			
Receipt Date:	29-JUN-2017			
Filing Date:	11-MAR-2005			
Time Stamp:	05:59:04			
Application Type:	Utility under 35 USC 111(a)			

Payment information:

Submitted with Payment no						
File Listing:						
Document Number	Document Description		File Name	File Size(Bytes)/ Message Digest	Multi Part /.zip	Pages (if appl.)
				1645121		
1	Power of Attorney		20170629_VLSI_POA.pdf	ca4664483c68c540f0da554a1529983632a2 0946	no	1
Warnings:		_				

Information	:				
2	Assignee showing of ownership per 37 CFR 3.73	20170629_VLSIP020_statement 37CFR.pdf	76276 09/0e6402ab12cb55/058cbbb8393276c41 3051e	no	2
Warnings:					
Information	•				
		Total Files Size (in bytes)	17	21397	
If a new app 1.53(b)-(d) a Acknowledg <u>National Sta</u> If a timely su U.S.C. 371 at national sta <u>New Interna</u> If a new international an international sta	Ations Under 35 U.S.C. 111 lication is being filed and the applica and MPEP 506), a Filing Receipt (37 Cl gement Receipt will establish the filir age of an International Application un ubmission to enter the national stage and other applicable requirements a F ge submission under 35 U.S.C. 371 w ational Application Filed with the USI ernational application is being filed a onal filing date (see PCT Article 11 ar iternational Filing Date (Form PCT/R curity, and the date shown on this Act ion.	FR 1.54) will be issued in due ng date of the application. <u>nder 35 U.S.C. 371</u> e of an international applicat Form PCT/DO/EO/903 indicat ill be issued in addition to th <u>PTO as a Receiving Office</u> nd the international applicat nd MPEP 1810), a Notification O/105) will be issued in due of	course and the date s ion is compliant with ing acceptance of the e Filing Receipt, in du tion includes the nece of the International course, subject to pre-	the condition application le course. Application scriptions co	iis ons of 35 n as a oonents for Number oncerning



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	ISSUE DATE	PATENT NO.	ATTORNEY DOCKET NO.	CONFIRMATION NO.
11/078,150	07/17/2007	7246027	SIG000124	7355

34399 7590 06/27/2007 GARLICK HARRISON & MARKISON P.O. BOX 160727 AUSTIN, TX 78716-0727

ISSUE NOTIFICATION

The projected patent number and issue date are specified above.

Determination of Patent Term Adjustment under 35 U.S.C. 154 (b)

(application filed on or after May 29, 2000)

The Patent Term Adjustment is 0 day(s). Any patent to issue from the above-identified application will include an indication of the adjustment on the front page.

If a Continued Prosecution Application (CPA) was filed in the above-identified application, the filing date that determines Patent Term Adjustment is the filing date of the most recent CPA.

Applicant will be able to obtain more detailed information by accessing the Patent Application Information Retrieval (PAIR) WEB site (http://pair.uspto.gov).

Any questions regarding the Patent Term Extension or Adjustment determination should be directed to the Office of Patent Legal Administration at (571)-272-7702. Questions relating to issue and publication fee payments should be directed to the Customer Service Center of the Office of Patent Publication at (571)-272-4200.

APPLICANT(s) (Please see PAIR WEB site http://pair.uspto.gov for additional applicants):

Marcus W. May, Austin, TX; Matthew D. Felder, Austin, TX;



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Offico Address COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

BIBDATASHEET

Bib Data Sheet

CONFIRMATION NO. 7355

•										
SERIAL NUMBER 11/078,150	FILING OR 371(c) DATE 03/11/2005 RULE	DATE CLASS GRC 03/11/2005 702 702		GROUP ART UNIT 2863		NIT ATTORNEY DOCKET NO SIG000124				
APPLICANTS	APPLICANTS									
Marcus W. May, Austin, TX; Matthew D. Felder, Austin, TX;										
** CONTINUING DAT	۲А ********************************	*								
** FOREIGN APPLIC	ATIONS ***************	***								
IF REQUIRED, FOREIGN FILING LICENSE GRANTED ** 04/07/2005										
Foreign Priority claimed	yes Ino						NIDEDENDENT			
35 USC 119 (a-d) condition met	ns ves no Met al	1000	DRA	WING	TOT CLAI	MS				
Verified and Acknowledged Ex	·.	TX	1	0	24	ł	4			
ADDRESS 34399	· · · · · · · · · · · · · · · · · · ·									
TITLE	•									
POWER OPTIMIZAT	ION OF A MIXED-SIGN	IAL SYSTEM ON AN	INTEGR	ATED (CIRCUIT	<u>.</u>				
					Fees					
				1 .1	6 Fees ((Filing)			
FILING FEE	S: Authority has been g	iven in Paper		1 .1	7 Fees I	(Proce	essing Ext. of			
RECEIVED No.	to charge/cr	edit DEPOSIT ACCO	UNT	time)			-			
1000 No.	for following]:		1 .1	8 Fees	(Issue	e)			
				Oth Oth	ner					
	-				edit					

.

PART B - FEE(S) TRANSMITTAL

Complete and ser	nd this form, togetl	ner with applicable		Cor P.O Ale	il Stop ISSUE nmissioner for 9. Box 1450 xandria, Virgi 1)-273-2885	- Pate				
INSTRUCTIONS: This appropriate. All further - indicated unless correcte maintenance fee notificat	correspondence includin d below or directed oth	a the Patent advance of	rders and notification	ofm	naintenance fees w	ull he n	nailed to the current	correspondence addres	ss as	
CURRENT CORRESPONDENCE ADDRESS (Nete: Use Block 1 for any change of address) 34399 7590 04/06/2007 GARLICK HARRISON & MARKISON					Note: A certificate of mailing can only be used for domestic mailings of the Fee(s) Transmittal. This certificate cannot be used for any other accompanying papers. Each additional paper, such as an assignment or formal drawing, must have its own certificate of mailing or transmission. Certificate of Mailing or Transmission I hereby certify that this Fee(s) Transmittal is being deposited with the United States Postal Service with sufficient postage for first class mail in an envelope addressed to the Mail Stop ISSUE FEE address above, or being facsimile transmitted to the USPTO (571) 273-2885, on the date indicated below.					
7100111, 11170	,10 0,2,						, 	(Depositor's n		
								(Signa	ture)	
								(1	Date)	
APPLICATION NO.	FILING DATE		FIRST NAMED INVEN	ITOR		ATTO	NEY DOCKET NO.	CONFIRMATION NO.		
11/078,150	03/11/2005		Marcus W. May				SIG000124	7355		
TITLE OF INVENTION	: POWER OPTIMIZAT	ION OF A MIXED-SIGN	VAL SYSTEM ON A	N IN	TEGRATED CIRC	CUIT				
APPLN. TYPE	SMALL ENTITY	ISSUE FEE DUE	PUBLICATION FEE	DUE	PREV. PAID ISSU	E FEE	TOTAL FEE(S) DUE	DATE DUE		
nonprovisional	YES	\$700	\$300		SO		\$1000	07/06/2007		
EXAM	INER	ART UNIT	CLASS-SUBCLAS	s						
SUN, X	IUQIN	2863	702-130000	_						
Address form PTO/SF	nge of Correspondence	(2) the name of a single firm (having as a member a registered attorney or agent) and the names of up to)n			
3. ASSIGNEE NAME A PLEASE NOTE: Unl recordation as set fort (A) NAME OF ASSIG	ess an assignce is ident h in 37 CFR 3.11. Com	A TO BE PRINTED ON ified below, no assignce pletion of this form is NC	data will appear on	the pang	atent. If an assign assignment.			ocument has been file	d for	
Sigmatel, Inc.			Austin, Texas							
Please check the appropr	iate assignce category of	categories (will not be p	rinted on the patent) :		Individual 🖆 C	orporati	on or other private gr	oup entity 🔲 Govern	ment	
	are submitted: to small entity discount # of Copies	permitted)	 b. Payment of Fcc(s): A check is enclo Payment by creating M The Director is hoverpayment, to 	osed. dit car	rd. Form PTO-2038	3 is atta	iched.	shown above) efficiency, or credit any in extra copy of this for	rm).	
a Applicant claim	5. Change in Entity Status (from status indicated above) a. Applicant claims SMALL ENTITY status. See 37 CFR 1.27. b. Applicant is no longer claiming SMALL ENTITY status. See 37 CFR 1.27(g)(2). NOTE: The Issue Fee and Publication Fee (if required) will not be accepted from anyone other than the applicant; a registered attorney or agent; or the assignce or other party in interest as shown by the records of the United States Patent and Trademark Office.									
interest as shown by the	records of the United Sta	ates Patent and Trademar	k Office.					•		
Authorized Signature	/Kevin L. Smith/				and an and the second s		007			
Typed or printed nam	e Kevin L. Smith	, Reg. No. 38,620					8,620			
This collection of inform an application. Confiden submitting the complete this form and/or suggest Box 1450. Alexandria, V Alexandria, Virginia 223	ation is required by 37 (tiality is governed by 35 d application form to th ions for reducing this bu (rignina 22313-1450. Do 113-1450.	CFR 1.311, The informat 5 U.S.C. 122 and 37 CFF e USPTO. Time will var urden, should be sent to t D NOT SEND FEES OR	ion is required to obta 1.14. This collection y depending upon the he Chief Information COMPLETED FOR	in or is es indiv Offic MS T	retain a benefit by timated to take 12 vidual case. Any c er, U.S. Patent and O THIS ADDRES	the pub minutes ommen Traden S. SEN	lic which is to file (ar s to complete, includi ts on the amount of t mark Office, U.S. Dep D TO: Commissioner		cess) , and plete P.O. 1450,	

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

Electronic Patent Application Fee Transmittal							
Application Number:	11078150						
Filing Date:	11	-Mar-2005					
Title of Invention:	POWER OPTIMIZATION OF A MIXED-SIGNAL SYSTEM ON AN INTEGRATED CIRCUIT						
First Named Inventor/Applicant Name:	Ma	arcus W. May					
Filer:	Ke	vin Lee Smith/She	erry Wolf McW	/hinnie			
Attorney Docket Number:	SI	G000124					
Filed as Large Entity							
Utility Filing Fees							
Description		Fee Code	Quantity	Amount	Sub-Total in USD(\$)		
Basic Filing:							
Pages:							
Claims:							
Miscellaneous-Filing:							
Petition:							
Patent-Appeals-and-Interference:							
Post-Allowance-and-Post-Issuance:							
Utility Appl issue fee		1501	1	1400	1400		
Publ. Fee- early, voluntary, or normal		1504	1	300	300		

÷

Description	Fee Code	Quantity	Amount	Sub-Total in USD(\$)
Extension-of-Time:				
Miscellaneous:				
	Total in USD (\$)			

Electronic Acl	Electronic Acknowledgement Receipt						
EFS ID:	1863586						
Application Number:	11078150						
International Application Number:							
Confirmation Number:	7355						
Title of Invention:	POWER OPTIMIZATION OF A MIXED-SIGNAL SYSTEM ON AN INTEGRATED CIRCUIT						
First Named Inventor/Applicant Name:	Marcus W. May						
Customer Number:	34399						
Filer:	Kevin Lee Smith/Sherry Wolf McWhinnie						
Filer Authorized By:	Kevin Lee Smith						
Attorney Docket Number:	SIG000124						
Receipt Date:	12-JUN-2007						
Filing Date:	11-MAR-2005						
Time Stamp:	14:34:21						
Application Type:	Utility						

Payment information:

Submitted with Payment	yes					
Payment was successfully received in RAM	\$1700					
RAM confirmation Number	7430					
Deposit Account	Deposit Account 501415					
The Director of the USPTO is hereby authorized to charge indicated fees and credit any overpayment as follows:						
Charge any Additional Fees required under 37 C.F.R. Section 1.16 and 1.17						

File Listing:

Document Number	Document Description	File Name	File Size(Bytes)	Multi Part /.zip	Pages (if appl.)			
1	lssue Fee Payment (PTO-85B)	SIG000124_Issue_fee_85B. pdf	1078852	no	1			
Warnings:								
Information:		1						
2	Fee Worksheet (PTO-06)	fee-info.pdf	8328	no	2			
Warnings:				I				
Information:								
		Total Files Size (in bytes):	10	087180				
New Applications Under 35 U.S.C. 111 If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application. <u>National Stage of an International Application under 35 U.S.C. 371</u> If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course. New International Application Filed with the USPTO as a Receiving Office								
components International course, subje	national application is being file for an international filing date (s Application Number and of the ect to prescriptions concerning establish the international filing	see PCT Article 11 and MPE International Filing Date (Fo national security, and the da	P 1810), a Notificat orm PCT/RO/105) w	ion of the ill be issued	d in due			

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

NOTICE OF ALLOWANCE AND FEE(S) DUE

34399 7590 04/06/2007 GARLICK HARRISON & MARKISON P.O. BOX 160727 AUSTIN, TX 78716-0727

EXAMINER						
SUN, XIUQIN						
ART UNIT	PAPER NUMBER					
2863						

DATE MAILED: 04/06/2007

ſ	APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
L	11/078,150	03/11/2005	Marcus W. May	SIG000124	7355	

TITLE OF INVENTION: POWER OPTIMIZATION OF A MIXED-SIGNAL SYSTEM ON AN INTEGRATED CIRCUIT

APPLN. TYPE	SMALL ENTITY	ISSUE FEE DUE	PUBLICATION FEE DUE	PREV. PAID ISSUE FEE	TOTAL FEE(S) DUE	DATE DUE
nonprovisional	YES	\$700	\$300	\$0	\$1000	07/06/2007

THE APPLICATION IDENTIFIED ABOVE HAS BEEN EXAMINED AND IS ALLOWED FOR ISSUANCE AS A PATENT. <u>PROSECUTION ON THE MERITS IS CLOSED</u>. THIS NOTICE OF ALLOWANCE IS NOT A GRANT OF PATENT RIGHTS. THIS APPLICATION IS SUBJECT TO WITHDRAWAL FROM ISSUE AT THE INITIATIVE OF THE OFFICE OR UPON PETITION BY THE APPLICANT. SEE 37 CFR 1.313 AND MPEP 1308.

THE ISSUE FEE AND PUBLICATION FEE (IF REQUIRED) MUST BE PAID WITHIN <u>THREE MONTHS</u> FROM THE MAILING DATE OF THIS NOTICE OR THIS APPLICATION SHALL BE REGARDED AS ABANDONED. <u>THIS STATUTORY PERIOD CANNOT BE EXTENDED</u>. SEE 35 U.S.C. 151. THE ISSUE FEE DUE INDICATED ABOVE DOES NOT REFLECT A CREDIT FOR ANY PREVIOUSLY PAID ISSUE FEE IN THIS APPLICATION. IF AN ISSUE FEE HAS PREVIOUSLY BEEN PAID IN THIS APPLICATION (AS SHOWN ABOVE), THE RETURN OF PART B OF THIS FORM WILL BE CONSIDERED A REQUEST TO REAPPLY THE PREVIOUSLY PAID ISSUE FEE TOWARD THE ISSUE FEE NOW DUE.

HOW TO REPLY TO THIS NOTICE:

I. Review the SMALL ENTITY status shown above.

If the SMALL ENTITY is shown as YES, verify your current SMALL ENTITY status:	If the SMALL ENTITY is shown as NO:
A. If the status is the same, pay the TOTAL FEE(S) DUE shown above.	A. Pay TOTAL FEE(S) DUE shown above, or
B. If the status above is to be removed, check box 5b on Part B - Fee(s) Transmittal and pay the PUBLICATION FEE (if required) and twice the amount of the ISSUE FEE shown above, or	B. If applicant claimed SMALL ENTITY status before, or is now claiming SMALL ENTITY status, check box 5a on Part B - Fee(s) Transmittal and pay the PUBLICATION FEE (if required) and 1/2 the ISSUE FEE shown above.

II. PART B - FEE(S) TRANSMITTAL, or its equivalent, must be completed and returned to the United States Patent and Trademark Office (USPTO) with your ISSUE FEE and PUBLICATION FEE (if required). If you are charging the fee(s) to your deposit account, section "4b" of Part B - Fee(s) Transmittal should be completed and an extra copy of the form should be submitted. If an equivalent of Part B is filed, a request to reapply a previously paid issue fee must be clearly made, and delays in processing may occur due to the difficulty in recognizing the paper as an equivalent of Part B.

III. All communications regarding this application must give the application number. Please direct all communications prior to issuance to Mail Stop ISSUE FEE unless advised to the contrary.

IMPORTANT REMINDER: Utility patents issuing on applications filed on or after Dec. 12, 1980 may require payment of maintenance fees. It is patentee's responsibility to ensure timely payment of maintenance fees when due.

PART B - FEE(S) TRANSMITTAL

Complete and send this form, together with applicable fee(s), to: Mail Mail Stop ISSUE FEE Commissioner for Patents

				Aley	. Box 1450 (andria, Virgi)-273-2885	nia 22	2313-1450		
INSTRUCTIONS: This appropriate. All further c indicated unless correcte maintenance fee notificati	form should be used for correspondence includin d below or directed oth	or transmitting the ISSU g the Patent, advance or erwise in Block 1, by (a	E FEE and PUBLIC ders and notification) specifying a new co	of m	ON FEE (if requi aintenance fees w bondence address;			ould be completed where orrespondence address as ate "FEE ADDRESS" for	
·····		ock 1 for any change of address)		Fec(s) Transmittal. This rs. Each additional	s certifi paner	cate cannot be used to	domestic mailings of the r any other accompanying t or formal drawing, must	
34399 7590 04/06/2007 GARLICK HARRISON & MARKISON P.O. BOX 160727 AUSTIN, TX 78716-0727				Certificate of Mailing or Transmission I hereby certify that this Fee(s) Transmittal is being deposited with the United States Postal Service with sufficient postage for first class mail in an envelope addressed to the Mail Stop ISSUE FEE address above, or being facsimile transmitted to the USPTO (571) 273-2885, on the date indicated below.					
								(Depositor's name)	
								(Signature)	
								(Date)	
APPLICATION NO.	FILING DATE		FIRST NAMED INVEN	TOR		ATTO	RNEY DOCKET NO.	CONFIRMATION NO.	
11/078,150	03/11/2005		Marcus W. May				SIG000124	7355	
TITLE OF INVENTION:	POWER OPTIMIZAT	ON OF A MIXED-SIGN	IAL SYSTEM ON AI	n int	FEGRATED CIRC	2011			
APPLN. TYPE	SMALL ENTITY	ISSUE FEE DUE	PUBLICATION FEE D	DUE	PREV. PAID ISSU	E FEE	TOTAL FEE(S) DUE	DATE DUE	
nonprovisional	YES	\$700	\$300		\$0		\$1000	07/06/2007	
EXAM	INER	ART UNIT	CLASS-SUBCLASS	3					
SUN, X	IUQIN	2863	702-130000				······		
"Fee Address" indi	ondence address (or Cha 8/122) attached.	nge of Correspondence	registered attorney or agent) and the names of up to						
DI EASE NOTE UN	ess an assignee is ident h in 37 CFR 3.11. Com	A TO BE PRINTED ON ified below, no assignee pletion of this form is NO	data will appear on t	the paig an a	atent. If an assign assignment.			ocument has been filed for	
Please check the appropr	iate assignce category of	categorics (will not be p	rinted on the patent) :		Individual 🛛 C	orporat	ion or other private gro	up entity Government	
4a. The following fee(s) Issue Fee Publication Fee (N Advance Order - a	A check is enclosed Payment by cred	sed. lit car	d. Form PTO-203	8 is atta	viously paid issue fee: ached. required fee(s), any de	shown above) ficiency, or credit any n extra copy of this form).			
5. Change in Entity Status (from status indicated above) a. Applicant claims SMALL ENTITY status. See 37 CFR 1.27. NOTE: The Issue Fee and Publication Fee (if required) will not be accepted from anyone other than the applicant; a registered attorney or agent; or the assignce or other party						FR 1.27(g)(2). le assignee or other party in			
interest as shown by the	records of the United Sta	ates Patent and Trademar	k Office.		<u></u>				
Authorized Signature					Date				
Typed or printed nam	e				Registration 1	No			
This collection of inform an application. Confiden submitting the complete this form and/or suggest Box 1450, Alexandra, V Alexandria, Virginia 223	ation is required by 37 (tiality is governed by 32 d application form to th ions for reducing this bu virginia 22313-1450. Do 113-1450.	CFR 1.311. The informati 5 U.S.C. 122 and 37 CFR e USPTO. Time will var urden, should be sent to the O NOT SEND FEES OR	ion is required to obtain 1.14. This collection y depending upon the he Chief Information (COMPLETED FORM	in or i is est indiv Offic MS T	retain a benefit by timated to take 12 vidual case. Any c er, U.S. Patent and O THIS ADDRES	the pub minute ommen I Trade S. SEN	blic which is to file (and s to complete, includir its on the amount of the mark Office, U.S. Dep D TO: Commissioner	I by the USPTO to process) g gathering, preparing, and ne you require to complete artment of Commerce, P.O. for Patents, P.O. Box 1450,	

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

OMB 0651-0033 U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

	NITED STATES PATENT	AND TRADEMARK OFFICE	UNITED STATES DEPAR United States Patent and Address: COMMISSIONER F P. D. Box 1450 Alexandria, Virginia 223 www.uspto.gov	Trademark Office OR PATENTS
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
11/078,150	03/11/2005	Marcus W. May	SIG000124	7355
34399	7590 04/06/2007		EXAM	INER
	RRISON & MARKISON	ſ	SUN, >	(IUQIN
P.O. BOX 16072			ART UNIT	PAPER NUMBER
AUSTIN, TX 787	716-0727		2863 DATE MAILED: 04/06/200)7

.

Determination of Patent Term Adjustment under 35 U.S.C. 154 (b) (application filed on or after May 29, 2000)

The Patent Term Adjustment to date is 0 day(s). If the issue fee is paid on the date that is three months after the mailing date of this notice and the patent issues on the Tuesday before the date that is 28 weeks (six and a half months) after the mailing date of this notice, the Patent Term Adjustment will be 0 day(s).

If a Continued Prosecution Application (CPA) was filed in the above-identified application, the filing date that determines Patent Term Adjustment is the filing date of the most recent CPA.

Applicant will be able to obtain more detailed information by accessing the Patent Application Information Retrieval (PAIR) WEB site (http://pair.uspto.gov).

Any questions regarding the Patent Term Extension or Adjustment determination should be directed to the Office of Patent Legal Administration at (571)-272-7702. Questions relating to issue and publication fee payments should be directed to the Customer Service Center of the Office of Patent Publication at 1-(888)-786-0101 or (571)-272-4200.

	Application No.	Applicant(s)	
	11/078,150	MAY ET AL.	
Notice of Allowability	Examiner	Art Unit	
	Xiuqin Sun	2863	
The MAILING DATE of this communication ap All claims being allowable, PROSECUTION ON THE MERITS herewith (or previously mailed), a Notice of Allowance (PTOL-8 NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT of the Office or upon petition by the applicant. See 37 CFR 1.3	pears on the cover sheet w IS (OR REMAINS) CLOSED IS) or other appropriate comm RIGHTS. This application is	in this application. If not included nunication will be mailed in due course. THIS	3 itive
1. \square This communication is responsive to <u>12/06/2007</u> .			
2. X The allowed claim(s) is/are <u>1,3-9,11-16 and 18-24</u> .			
 3. Acknowledgment is made of a claim for foreign priority a) All b) Some* c) None of the: 1. Certified copies of the priority documents hat 2. Certified copies of the priority documents hat 3. Copies of the certified copies of the priority lnternational Bureau (PCT Rule 17.2(a)). * Certified copies not received: 	ave been received. ave been received in Applicat	ion No	3 .
Applicant has THREE MONTHS FROM THE "MAILING DAT noted below. Failure to timely comply will result in ABANDO THIS THREE-MONTH PERIOD IS NOT EXTENDABLE.	NMENT of this application.		
4. A SUBSTITUTE OATH OR DECLARATION must be su INFORMAL PATENT APPLICATION (PTO-152) which g	bmitted. Note the attached E gives reason(s) why the oath	AMINER'S AMENDMENT or NOTICE OF or declaration is deficient.	
 5. CORRECTED DRAWINGS (as "replacement sheets") r (a) including changes required by the Notice of Draftsp 1) hereto or 2) to Paper No./Mail Date (b) including changes required by the attached Examin Paper No./Mail Date 	person's Patent Drawing Revi per's Amendment / Comment	or in the Office action of	
Identifying indicia such as the application number (see 37 CF each sheet. Replacement sheet(s) should be labeled as such	R 1.84(c)) should be written on in the header according to 37 (the drawings in the front (not the back) of CFR 1.121(d).	
6. DEPOSIT OF and/or INFORMATION about the de attached Examiner's comment regarding REQUIREMEN	PROSIT OF BIOLOGICAL MA	TERIAL must be submitted. Note the BIOLOGICAL MATERIAL.	
Attachment(s) 1. Notice of References Cited (PTO-892) 2. Notice of Draftperson's Patent Drawing Review (PTO-94	18) 6. 🗌 Interview	Informal Patent Application Summary (PTO-413),	
3. Information Disclosure Statements (PTO/SB/08),	Paper N	o./Mail Date 's Amendment/Comment	
Paper No./Mail Date 4. Examiner's Comment Regarding Requirement for Deposition of Biological Material	sit 8. ⊠ Examine 9. ☐ Other	"s Statement of Reasons for Allowance	
U.S. Patent and Trademark Office		Det of Report No (Mail Date 200	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

Application/Control Number: 11/078,150 Art Unit: 2863

DETAILED ACTION

Allowable Subject Matter

1. Claims 1, 3-9, 11-16 and 18-24 are allowed.

Reasons for Allowance

2. The following is an examiner's statement of reasons for allowance:

Please see applicant's response with respect to claims 1, 3-9, 11-16 and 18-24 received on 12/06/2007 for reasons for allowance.

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

Contact Information

3. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Xiuqin Sun whose telephone number is (571)272-2280. The examiner can normally be reached on 6:30am-4:00pm.


If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, John Barlow can be reached on (571)272-2269. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.


Application/Control Number: 11/078,150 Art Unit: 2863

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

XS March 30,

John Barlow Supervisory Patent Examiner Technology Center 2800





U.S. Patent and Trademark Office

Part of Paper No. 20070330

 		Ir	nd	ex	0	f C	Cla	in	ıs													roll				R	eex	am	nina	atic	on	ent	under	
																11 Fx	/07 am	'8,' inc	150)							AY rt U			۹L.		T		
																Xi				ı							363		•					
 								 [Thro		hn	um				[1]											
		√	R	eje	cte	d			-		(Can	cel	led		, 			N	No	n-E	Elect	ed:		A		A 	pp	eal		_			
		=	A	llo	we	d			+		F	Res	tric	ted	 				1	Int	erf	eren	ce		0		Ob	ojec	cte	d				
Cl	aim				C	Date	9					Clair	n				Da	ate					Cla	im	ļ			D	ate]	
Final	Original	3/31/07									Final		Original										Final	Original										
	ō	УE										· .											ш. 										4	
1	1	=	_								-		51 52				+-	_		_				101 102				-+	+		_		-	
2	3	=											53											103									1	
. 3	4	=							-	_		_	54 55	_				_		_	_	4		104 105	$\left - \right $			\rightarrow	-+		+	+	4	
4	5	=	$\left - \right $		$\left - \right $						-		55 56						+					106									1	
6	7	=											57		_							7		107	Д		_	_	_		_	-	4	
7	8 9	=							_	_			58 59				_		-			-		108 109				+	+			-	-	
	10								-	-			60										· · ·	110										
9	11	=											61	_										111									4	
10		=							-+		-		62 63					+				-		112 113			-	,	-+		-+	-	-	
13		=	-					-	-+		-		64											114										
12	15	=											65		_				_			_		115 116	\vdash			_					-	
14	16	=	<u> </u>										66 67				-	+			+	_		117	+		-	-+	+	+			-	
15	18	=											68											118				_				_	_	
17	19												69 70			_					_	_		119 120				-+					-	
16 18	20 21	=							-+				70 71					╋			+	-		121				-+						
19	22	=											72											122				_					_	
20	23		<u> </u>				-						73 74			_	+		-					123 124				-+	-+				-	
21	24 25	=		-		\vdash							75			-+	-+-	+						125										
	26												76											126				_	_		_		4	
	27 28								+	_	-		77 78							-	┿	-		127 128							+		- .	
	20	+		 							t		79											129									1	
	30	—											80			Ţ			-		-	_		130 131	-	-			_	_			4	
	31 32				\vdash	 					\vdash		81 82		-	-		+	-+					131	+			-		$\neg \uparrow$			_	
	33												83								1			133					_	_	-		_	
	34		Ļ						_	_	-		84 85											134 135										
	35 36					\vdash	\vdash		\neg	-+	┢		86				+	-	+	_		-	E	136										
	37												87							_				137						\square	_		4	
	38 39	-		ļ							-		88 89				-+					-		138 139				-+		-	\rightarrow		- I .	
	40	+			\vdash	-	+						90					+				-		140										
	41												91				_			_	_			141	Ļ		-			-	-			
	42 43	+			 			-		\neg	-		92 93					-+	-+	-+				142 143			$\left - \right $		\vdash		\rightarrow		-1	
	43	+	+		+	<u> </u>							94											144								-	<u> </u>	
	45				 							-	95					_		_		_		145			$\left - \right $							
	46 47	+	 	-							-		96 97	-				-+	+	+	+	-	<u> </u>	146 147										
	47	+	+	<u> </u>	1	-	1						98											148		L								
	49	1					ļ						99			\square			\square				ļ	149		ļ	\square				\square		_	
L	50		1		L						L		100	I									L	150		J					L	L_		

U.S. Patent and Trademark Office

Part of Paper No. 20070330

•

				United State: Address: COMMI PO Bur	s Patent and ISSIONER FOR 1450 is, Viginia 22313-1	MENT OF COMMERCE Trademark Office PATENTS 450
Bib Data Sheet					CONFIR	MATION NO. 735
SERIAL NUMBER 11/078,150	FILING OR 371(c) DATE 03/11/2005 RULE	CLASS 702	GRO	UP ART U 2863	JNIT	ATTORNEY DOCKET NO. SIG000124
APPLICANTS Marcus W. May Matthew D. Fel	y, Austin, TX; Ider, Austin, TX;					
** FOREIGN APPLIC	ations ************************************	None				
IF REQUIRED, FORE ** 04/07/2005	EIGN FILING LICENSE	GRANTED ** SMAL	L ENTITY	/ **		
Foreign Priority claimed 35 USC 119 (a-d) condition met Verified and	yes yes no	STATE C	R SH	EETS WING 10	TOTAL CLAIMS	INDEPENDEN CLAIMS 4
Foreign Priority claimed 35 USC 119 (a-d) condition met Verified and	yes I no ns yes i no Met af (Allowance	ter STATE C	R SH	EETS WING	CLAIMS	
04/07/2005 Foreign Priority claimed 35 USC 119 (a-d) condition met Verified and 1 Acknowledged Exa ADDRESS 34399 TITLE	yes I no ns yes i no Met af (Allowance	ter COUNTR	R SH	EETS WING	CLAIMS	CLAIMS

.

SEARCHED bolass Date 130 117 121 9/1/200 60 64 19 20 14 17 18 0.000 (35/3)	16 MW	Exan	gan S. Walling		it ES) EXMF
bclass Date 130 117 121 124 60 64 19 20 14 17 18	16 MW		gan S. Walling SEAI (INCLUDING S EAST search 702/130, 117 and word sear	2863 RCH NOT SEARCH	ES STRATEGY DATE	EXMF
bclass Date 130 117 121 124 60 64 19 20 14 17 18	16 MW	<u>, wiea</u>	SEAI (INCLUDING S EAST search 702/130, 117 and word sear	RCH NOT	DATE	EXMF
bclass Date 130 117 121 124 60 64 19 20 14 17 18	16 MW		(INCLUDING S EAST search 702/130, 117 and word sear	SEARCH	DATE	EXMF
130 117 121 124 60 64 19 20 14 17 18	16 MW		702/130, 117 and word sear	ch		
117 121 124 60 64 19 20 14 17 18			702/130, 117 and word sear	ch	9/1/2006	MW
19 20 14 17 18	407 XS			ch		
17 18	1/07 XS			ch		
lated 3/3	1/07 XS			ch		
			377/19 and word search			
	, ,					
			438/17 and word search			
			Faut fast	Savol	1	
			Barst text : updated			
			clarss sem	ch		
30 03/311	27 X S		claims se	wch		
			202/130		03/31/0	X
t	oclass Date		Date Examiner	ERENCE SEARCHED inclass Date Examiner D 03/31/27 X S Claims Sec	Date Examiner D 03/3/27 XS Claims Serrch	ERENCE SEARCHED Inclass Date Examiner D 03/3/3/27 X S Claims Search

U.S. Patent and Trademark Office

.

EAST Search History

ſ.


Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
S1	785	(702/130).CCLS.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/03/27 14:15
52	0.	(adjust\$3 or adjustment) with regulation with signal with converter with optimiz\$3 with power with consumption and (integrated with circuit or IC or chip o rprocessor or microprocessor or micro adj processor)	US-PGPUB	OR	ON	2007/03/28 10:16
53	5	(adjust\$3 or adjustment) with regulation with signal with converter with power and (integrated near4 circuit\$3 or IC or chip or processor or microprocessor or micro adj processor)	US-PGPUB	OR	ON	2007/03/28 10:18
S4	2563	(702/130,117,121,64).CCLS.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF .	2007/03/27 14:19
S5	1304	(377/19,20).CCLS.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/03/27 14:19
S6	6457	(438/14,17,18).CCLS.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/03/27 14:19
S7	0	(S4 or S5 or S6) and (adjust\$3 or adjustment) with regulation with signal with converter with optimiz\$3 with power with consumption same (integrated with circuit or IC or chip o rprocessor or microprocessor or micro adj processor)	US-PGPUB	OR	ON	2007/03/27 14:20
58	0	(S4 or S5 or S6) and regulation with signal with converter with optimiz\$3 with power with consumption same (integrated with circuit or IC or chip o rprocessor or microprocessor or micro adj processor)	US-PGPUB	OR	ON	2007/03/28 10:20
S9	0	(S4 or S5 or S6) and regulation with signal with converter with power with consumption same (integrated with circuit or IC or chip o rprocessor or microprocessor or micro adj processor)	US-PGPUB	OR	ON	2007/03/28 10:21

EAST Search History

S10	0	(S4 or S5 or S6) and regulation with signal with converter with power same (integrated with circuit or IC or chip o rprocessor or microprocessor or micro adj processor)	US-PGPUB	OR	ON	2007/03/28 10:21
S11	0	(S4 or S5 or S6) and regulat\$3 with signal with converter with power same (integrated with circuit or IC or chip o rprocessor or microprocessor or micro adj processor)	US-PGPUB	OR ·	ON	2007/03/28 10:22
S12	0	(S4 or S5 or S6) and regulat\$3 with signal with converter with power same (integrated with circuit or IC or chip or processor or microprocessor or micro adj processor)	US-PGPUB	OR	ON	2007/03/27 14:21
S13	0	(S4 or S5 or S6) and regulat\$3 with signal with converter with power same (integrated with circuit\$3 or IC or chip or processor or microprocessor or micro adj processor)	US-PGPUB	OR .	ON	2007/03/27 14:22
S14	3	(S4 or S5 or S6) and DC with signal with converter with power same (integrated with circuit\$3 or IC or chip or processor or microprocessor or micro adj processor)	US-PGPUB	OR	ON	2007/03/27 14:22
S15	1	(adjust\$3 or adjustment) with regulation with signal with converter with power and (integrated near4 circuit\$3 or IC or chip or processor or microprocessor or micro adj processor).clm.	US-PGPUB	OR	ON	2007/03/27 15:29
S16	0	(adjust\$3 or adjustment) with regulation with signal with converter with optimiz\$3 with power with consumption and (integrated with circuit or IC or chip o rprocessor or microprocessor or micro adj processor)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/03/28 10:16
S17	8	(adjust\$3 or adjustment) with regulation with signal with converter with power and (integrated near4 circuit\$3 or IC or chip or processor or microprocessor or micro adj processor)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/03/28 10:18
S18	2563	(702/130,117,121,64).CCLS.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/03/28 10:21
S19	1304	(377/19,20).CCLS.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/03/28 10:21

EAST Search History

S20	6457	(438/14,17,18).CCLS.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/03/28 10:21
S21	0	(S18 or S19 or S20) and regulation with signal with converter with optimiz\$3 with power with consumption same (integrated with circuit or IC or chip o rprocessor or microprocessor or micro adj processor)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/03/28 10:21
S22	0	(S18 or S19 or S20) and regulation with signal with converter with power with consumption same (integrated with circuit or IC or chip o rprocessor or microprocessor or micro adj processor)	US-PGPUB	OR	ON	2007/03/28 10:21
S23	0	(S18 or S19 or S20) and regulation with signal with converter with power same (integrated with circuit or IC or chip o rprocessor or microprocessor or micro adj processor)	US-PGPUB	OR	ON	2007/03/28 10:21
S24	0	(S18 or S19 or S20) and regulat\$3 with signal with converter with power same (integrated with circuit or IC or chip o rprocessor or microprocessor or micro adj processor)	US-PGPUB	OR	ON	2007/03/28 10:22



The providence of our providence of production of overleft to 2005 for an only on a sign of the second seco

DOCKET NO. SIG000124

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of: Marcus W. May Serial No. 11/078,150 Filed: March 11, 2005 For: Power Optimization of a Mixed-Signal System on an Integrated Circuit Group No.: 2863 Examiner: Walling, Meagan S.

Mail Stop Amendment Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

RESPONSE TO OFFICIAL ACTION UNDER 37 C.F.R. § 1.111

Sir:

Responsive to the Official Action having a mailed date of September 6, 2006, Applicant hereby makes the following arguments and remarks. As such, reconsideration of the action and allowance of the present application are respectfully requested and are believed to be appropriate in view of the following:

Amendment to the Specification – N/A Amendment to the Claims begins on page <u>2</u> of this paper. Amendment to the Drawings – N/A Remarks begin on page <u>9</u> of this paper.

Docket No. SIG000124

Appl. No. 11/078,150 Response filed December 6, 2006 Reply to Office Action, mailed September 6, 2006

IN THE CLAIMS

Please amend the claims as follows, substituting any amended claim(s) for the corresponding pending claim(s):

1	1.	(Currently Amended) A method for power supply optimization of an integrated circuit,
2	compr	ising:
3		determining an analog variation parameter representative of an integrated circuit fabrication
4	proces	s variance of the integrated circuit;
5		determining an operational temperature associated with the analog variation parameter; and
6		determining an adjustment signal for a power supply voltage level of the integrated circuit based
7	on the	analog variation parameter with respect to the operational temperature: and
8		adjusting a regulation signal of a DC-to-DC converter based on the adjustment signal to optimize
9	power	consumption of the integrated circuit, such that power consumption of the integrated circuit is
10	optimi	zed .
	2.	(Cancelled)
1	3.	(Currently Amended) The method of Claim 2 Claim 1 further comprises:
2		updating the adjustment signal by repeating at least one of the determination of the operational
3	temper	rature and determining the adjustment signal.
1	4.	(Currently Amended) The method of Claim 1, wherein the determining the adjustment signal
2	furthei	comprises:
3		determining a digital variation parameter; and
4		determining the adjustment signal based on the digital variation parameter and the analog
5	variati	on parameter with respect to the operational temperature.
1	5.	(Original) The method of Claim 4 wherein the determining the adjustment signal comprises:
2		determining a first adjustment signal based on the analog variation parameter;
3		determining a second adjustment signal based on the digital variation parameter;
4		comparing the first adjustment signal to the second adjustment signal; and
5		when the first adjustment signal compares favorably with the second adjustment signal, selecting
6	the firs	st adjustment signal as the adjustment signal, else the second adjustment signal as the adjustment
7	signal.	

Appl. No. 11/078,150 Response filed December 6, 2006 Reply to Office Action, mailed September 6, 2006

- 1 6. (Original) The method Claim 4, wherein determining a digital variation parameter comprises: measuring processing speed of at least a portion of an integrated circuit to produce measured 2 3 processing speed; comparing the measured processing speed with a critical processing speed for the at least a 4 5 portion of the integrated circuit; and when the measured processing speed compares favorably to the critical processing speed, 6 7 correspondingly set a value of the digital variation parameter. 1 7. (Original) The method of Claim 4 further comprises: adjusting a regulation signal of a DC-to-DC converter based on the adjustment signal. 2 8. (Original) The method of Claim 7 further comprises: 1
- 2 updating the adjustment signal by repeating at least one of the determination of the operational
- 3 temperature, the determination of the analog variation parameter, and of the digital variation parameter

Docket No. SIG000124

Ľ

1	9.	(Currently Amended) An apparatus for increasing power supply efficiency of an integrated
2	circuit	comprises:
3		a processing module; and
4		a memory operably coupled to the processing module, wherein the memory stores operational
5	instruc	tions that cause the processing module to:
6		determine an analog variation parameter representative of an integrated circuit fabrication
7		process variance of the integrated circuit;
8		determine an operational temperature associated with the analog variation parameter; and
9		determine an adjustment signal for a power supply voltage level of the integrated circuit
10		based on the analog variation parameter and the operational temperature; and
11		adjust a regulation signal of a DC-to-DC converter based on the adjustment signal to
12		optimize power consumption of the integrated circuit, such that power consumption of the
13		integrated circuit is optimized.
	10.	(Cancelled)
1	11.	(Currently Amended) The method of Claim 10 Claim 9, wherein the memory further stores
2	operati	ional instructions that cause the processing module to:
3		update the adjustment signal by repeating at least one of the determination of the operational
4	temper	ature and determine the analog variation parameter.
1	12.	(Currently Amended) The apparatus of claim 9, wherein the memory further stores operational
2	instruc	tions that cause the processing module to determine the adjustment signal by:
3		determine a digital variation parameter; and
4		determine the adjustment signal based on the digital variation parameter and the analog variation
5	param	eter with respect to the operational temperature.

Appl. No. 11/078,150 Response filed December 6, 2006 Reply to Office Action, mailed September 6, 2006

1	13.	(Original) The apparatus of claim 12, wherein the memory further stores operational instructions
2	that cau	se the processing module to determine the digital variation parameter by:
3		measuring a processing speed of at least a portion of an integrated circuit to produce measured
4	process	ing speed;
5		comparing the measured processing speed with a critical processing speed for the at least a
6	portion	of the integrated circuit; and
7		when the measured processing speed compares favorably to the critical processing speed, set a
8	corresp	onding value of the digital variation parameter.
1	14.	(Original) The apparatus of claim 12, wherein the memory further stores operational instructions
2	that cau	ise the processing module to:
3		adjust a regulation signal of a DC-to-DC converter based on the adjustment signal.
1	15.	(Original) The apparatus of claim 13, wherein the memory further stores operational instructions
2	that cau	use the processing module to:
3		determine a first adjustment signal based on the analog variation parameter;
4		determine a second adjustment signal based on the digital variation parameter;
5		compare the first adjustment signal to the second adjustment signal; and
6		when the first adjustment signal compares favorably with the second adjustment signal, selecting
7	the firs	t adjustment signal as the adjustment signal, else selecting the second adjustment signal as the

8 adjustment signal.

1	16. (Currently Amended) A comprehensive system-on-a-chip comprises:
2	a processing core operably coupled to process input digital data and produce therefrom output
3	digital data;
4	digital interface circuitry operably coupled to provide the input digital data to the processing core
5	and to receive the output digital data from the processing core;
6	mixed signal circuitry operably coupled to convert input analog signals into the input digital data
7	and to convert the output digital data into output analog signals; and
8	battery optimization circuitry that includes a DC-to-DC converter and a power conservation
9	circuit, wherein the DC-to-DC converter is operably coupled to convert a battery voltage into a supply
10	voltage that supplies at least one of: the processing core, the digital interface circuitry, and the mixed
11	signal circuitry, wherein the power conservation circuit includes:
12	processing module; and
13	memory operably coupled to the processing module, wherein the memory stores operational
14	instructions that cause the processing module to:
15	determine an analog variation parameter representative of an integrated circuit fabrication
16	process variance of the integrated circuit;
17	determine an operational temperature associated with the analog variation parameter;
18	determine a digital variation parameter representative of a processing speed of the
19	integrated circuit; and
20	determine an adjustment signal for a power supply voltage level of the integrated circuit
21	based on the analog variation parameter with respect to the operational temperature and the
22	digital variation parameter; and
23	adjusting a regulation signal of a DC-to-DC converter based on the adjustment signal to
24	optimize power consumption of the integrated circuit, such that power consumption of the
25	integrated circuit is optimized.

17. (Cancelled)

Docket No. SIG000124

1	18.	(Currently Amended) The comprehensive system-on-a-chip of claim 17 Claim 16, wherein the
2	memory further stores operational instructions that cause the processing module to:	
3		update the regulation adjustment by repeating at least one of the determination of the operational
4	tempe	rature and the determination of the analog variation parameter.
1	19.	(Original) The comprehensive system-on-a-chip of claim 16, wherein the memory further stores
2	operat	ional instructions that cause the processing module to measure the processing speed by:
3		enabling a function to be performed by the at least a portion of the comprehensive system-on-a-
4	chip;	
5		counting at least one of a number of cycles of a known clock during the performing of function
6	by the at least a portion of the integrated circuit and a number of repetitions of the function during a cycle	
7	of the known clock to produce a count value; and	
8		equating the count value to the processing speed.
1	20.	(Original) The comprehensive system-on-a-chip of claim 18, wherein the memory further stores
2	operational instructions that cause the processing module to adjust of the supply voltage by:	
3		determining the digital variation parameter as a ratio between the measured processing speed and
4	the critical processing speed; and	
5		adjusting the supply voltage based on an operational sufficiency of either the digital variation
6	param	eter or the analog variation parameter with respect to the operational temperature.

7

,

1 21. (Currently Amended) A method for increasing power supply efficiency of an integrated circuit, 2 comprising: determining an analog variation parameter representative of an integrated circuit fabrication 3 process variance of the integrated circuit; and 4 determining an adjustment signal for a power supply voltage level of the integrated circuit based 5 6 on the analog variation parameter: and adjusting a regulation signal of a DC-to-DC converter based on the adjustment signal to optimize 7 8 power consumption of the integrated circuit, such that power consumption of the integrated circuit is 9 optimized. (Currently Amended) The method of elaim 21 Claim 21, wherein the determining the adjustment 1 22. 2 signal further comprises: 3 determining an operational temperature associated with the analog variation parameter; and determining an adjustment signal for a power supply voltage level of the integrated circuit based 4 on the analog variation parameter with respect to the operational temperature, such that power 5 6 consumption of the integrated circuit is optimized. 1 23. (Original) The method of Claim 22 further comprises: 2 determining a digital variation parameter; and 3 determining the adjustment signal based on the digital variation parameter and the analog 4 variation parameter with respect to the operational temperature. 24. (Original) The method of Claim 23 wherein the determining the adjustment signal comprises: 1 determining a first adjustment signal based on the analog variation parameter; 2 3 determining a second adjustment signal based on the digital variation parameter; 4 comparing the first adjustment signal to the second adjustment signal; and when the first adjustment signal compares favorably with the second adjustment signal, selecting 5 6 the first adjustment signal as the adjustment signal, else the second adjustment signal as the adjustment

Docket No. SIG000124

7 signal.

REMARKS

Claims 1-24 are pending in the application. Claims 1-24 had been rejected. Claims 1, 3, 4, 9, 11, 12, 16, 18, 21 and 22 have been amended. Claims 2, 10, and 17 have been cancelled without prejudice. Reconsideration of the Claims is respectfully requested.

1. Rejection under 35 U.S.C. § 101

Claims 1-24 were rejected under 35 U.S.C. 101 because the claimed invention is directed to non-statutory subject matter.

Claims 1, 9, 21, and 22 were amended accordingly to overcome the rejection.

2. Allowed and Allowable Subject Matter

Applicant notes with appreciation the allowability of its Claims 16-20 upon being rewritten to overcome the rejection under 35 U.S.C. § 101. Claim 16 has been amended accordingly. Claim 17 has been cancelled without prejudice.

The Office Action noted that Claims 2-8, 10-15, and 23-24 were objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. Applicant notes with appreciation this indication of allowability.

Claim 1 has been amended to incorporate Claim 2. Claim 9 has been amended to incorporate Claim 10. Claim 21 has been amended to clarify Applicant's claimed invention by adding the limitation of "adjusting a regulation signal of a DC-to-DC converter based on the adjustment signal to optimize power consumption of the integrated circuit." Applicant respectfully submits that these amendments overcome the objection.

3. Conclusion

As a result of the foregoing, the Applicant respectfully submits that Claims 1, 3-9, 11-16, and 18-24, in the Application are in condition for allowance, and respectfully requests an early allowance of such Claims.

If any issues arise, or if the Examiner has any suggestions for expediting allowance of this Application, the Applicant respectfully invites the Examiner to contact the undersigned at the telephone number indicated below or at ksmith@texaspatents.com.

The Commissioner is hereby authorized to charge any additional fees connected with this communication or credit any overpayment to Garlick Harrison & Markison Deposit Account No. 50-2126.

Respectfully submitted,

Date: December 6, 2006

/Kevin L. Smith/ Kevin L. Smith, Reg. No. 38,620 Attorney for Applicant

Garlick Harrison & Markison P.O. Box 160727 Austin, Texas 78716-0727 (972) 772-8836/office (972) 772-5033/facsimile

Electronic Ac	Electronic Acknowledgement Receipt					
EFS ID:	1357533					
Application Number:	11078150					
International Application Number:						
Confirmation Number:	7355					
Title of Invention:	Power optimization of a mixed-signal system on an integrated circuit					
First Named Inventor/Applicant Name:	Marcus W. May					
Customer Number:	34399					
Filer:	Kevin Lee Smith					
Filer Authorized By:						
Attorney Docket Number:	SIG000124					
Receipt Date:	06-DEC-2006					
Filing Date:	11-MAR-2005					
Time Stamp:	22:30:35					
Application Type:	Utility					

Payment information:

Submitted with Payment	no	

File Listing:

Document Number	Document Description	nt Description File Name File Size(Bytes)		Multi Part /.zip	Pages (if appl.)
1		SIG000124_Rsp_Non_Final _OA_EFS.pdf	140724	yes	10

	Multipart Description/PDF files in .zip description				
	Document Description	Start	End		
	Amendment - After Non-Final Rejection	1	1		
	Claims	2	8		
	Applicant Arguments/Remarks Made in an Amendment	9	10		
Warnings:					
Information:					
	Total Files Size (in bytes):	14(0724		

This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503.

New Applications Under 35 U.S.C. 111

If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.

National Stage of an International Application under 35 U.S.C. 371

If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.

UNITED STATES PATENT AND TRADEMARK OFFICE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspio.gov							
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.			
11/078,150	03/11/2005	Marcus W. May	SIG000124	7355			
34399 75	90 09/06/2006		EXAM	IINER			
GARLICK HA	ARRISON & MARK	ISON	WALLING,	MEAGAN S			
P.O. BOX 1607			ART UNIT	PAPER NUMBER			
AUSTIN, TX	10/10-0/27		2863				
			DATE MAILED: 09/06/200	6			

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)
	11/078,150	MAY ET AL.
Office Action Summary	Examiner	Art Unit
	Meagan S. Walling	2863
The MAILING DATE of this communication ap	pears on the cover she	et with the correspondence address
Period for Reply		
A SHORTENED STATUTORY PERIOD FOR REPL WHICHEVER IS LONGER, FROM THE MAILING D - Extensions of time may be available under the provisions of 37 CFR 1. after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period - Failure to reply within the set or extended period for reply will, by statut Any reply received by the Office later than three months after the mailin earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMM 136(a). In no event, however, n will apply and will expire SIX (6 e, cause the application to becc	UNICATION. hay a reply be timely filed) MONTHS from the mailing date of this communication. me ABANDONED (35 U.S.C. § 133).
Status		
1) Responsive to communication(s) filed on <u>20.</u>	lune 2006.	
,	s action is non-final.	
3) Since this application is in condition for allows		matters, prosecution as to the merits is
closed in accordance with the practice under		
Disposition of Claims	_	
4) Claim(s) <u>1-24</u> is/are pending in the application		
4a) Of the above claim(s) is/are withdra5) Claim(s) is/are allowed.		1.
6) Claim(s) <u>1-24</u> is/are rejected.		
7) Claim(s) is/are objected to.		
8) Claim(s) are subject to restriction and/	or election requiremer	t.
	•	
Application Papers		
9) The specification is objected to by the Examin		
10)⊠ The drawing(s) filed on <u>11 March 2005</u> is/are:		
Applicant may not request that any objection to the		
Replacement drawing sheet(s) including the corre		
11) \Box The oath or declaration is objected to by the E	Examiner. Note the atta	ached Office Action or form PTO-152.
Priority under 35 U.S.C. § 119		
12) Acknowledgment is made of a claim for foreig	n priority under 35 U.S	S.C. § 119(a)-(d) or (f).
a) All b) Some * c) None of:	,	
1. Certified copies of the priority documer	nts have been received	i.
2. Certified copies of the priority documer		
3. Copies of the certified copies of the pri		
application from the International Bure		
* See the attached detailed Office action for a lis	t of the certified copie	s not received.
Attachment(s)		
1) Notice of References Cited (PTO-892)		view Summary (PTO-413) er No(s)/Mail Date
 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/04) 	3) 5) 🗌 Noti	ce of Informal Patent Application (PTO-152)
Paper No(s)/Mail Date	6) 🗌 Othe	er:
S. Patent and Trademark Office TOL-326 (Rev. 7-05) Office	Action Summary	Part of Paper No./Mail Date 20060901

DETAILED ACTION

Claim Rejections - 35 USC § 101

35 U.S.C. 101 reads as follows:

Whoever invents or discovers any new and useful process, machine, manufacture, or composition of matter, or any new and useful improvement thereof, may obtain a patent therefor, subject to the conditions and requirements of this title.

1. Claims 1-24 are rejected under 35 U.S.C. 101 because the claimed invention is directed to non-statutory subject matter. The claimed invention must produce a "useful, concrete, and tangible result." *State Street*, 149 F.3d at 1373, 47 USPQ2d at 1601-02.

Claims 1-24 do not produce a tangible result. In order to overcome the rejection, claim language should be added that includes outputting, displaying, storing, or otherwise conveying the result of the previous method steps.

For the official interim guidelines for examination of patent applications for patent

subject matter eligibility, please see the US Patent and Trademark Organization Official Gazette

Notices at http://www.uspto.gov/web/offices/com/sol/og/2005/week47/patgupa.htm.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

2. Claims 1, 9, 21, and 22 are rejected under 35 U.S.C. 102(b) as being anticipated by Rostoker et al. (US 5,563,928).

Regarding claim 1, Rostoker et al. teaches determining an analog variation parameter representative of an integrated circuit fabrication process variance of the integrated circuit (column 1, lines 25-33); determining an operational temperature associated with the analog variation parameter (column 1, lines 34-38); and determining an adjustment signal for a power supply voltage level of the integrated circuit based on the analog variation parameter with respect to eh operational temperature, such that power consumption of the integrated circuit is optimized (column 2, lines 14-17).

Regarding claim 9, Rostoker et al. teaches a processing module (1002); and a memory (1004) operably coupled to the processing module, wherein the memory stores operation instructions that cause the processing module to: determine an analog variation parameter representative of an integrated circuit fabrication process variance of the integrated circuit (column 1, lines 25-33); determine an operational temperature associated with the analog variation parameter (column 1, lines 34-38); and determine an adjustment signal for a power supply voltage level of the integrated circuit based on the analog variation parameter with respect to eh operational temperature, such that power consumption of the integrated circuit is optimized (column 2, lines 14-17).

Regarding claim 21, Rostoker et al. teaches determining an analog variation parameter representative of an integrated circuit fabrication process variance of the integrated circuit (column 1, lines 25-33); and determining an adjustment signal for a power supply voltage level of the integrated circuit based on the analog variation parameter such that power consumption of the integrated circuit is optimized (column 2, lines 14-17).

Page 3

Regarding claim 22, Rostoker et al. teaches determining an operational temperature associated with the analog variation parameter (column 1, lines 34-38); and determining an adjustment signal for a power supply voltage level of the integrated circuit based on the analog variation parameter with respect to eh operational temperature such that the power consumption of the integrated circuit is optimized (column 2, lines 14-17).

Allowable Subject Matter

Claims 2-8, 10-15 and 23-24 would be allowable if rewritten in independent form
 including all of the limitations of the base claim and any intervening claims and to overcome the
 35 U.S.C. 101 rejection.

Please see the previous office action for an indication of allowable subject matter.

4. Claims 16-20 would be allowable if rewritten to overcome the 35 U.S.C. 101 rejection.Please see the previous office action for an indication of allowable subject matter.

Response to Arguments

Applicant's arguments filed 6/20/06 have been fully considered but they are not persuasive.

Aside from restating the claims, the only argument seems to be a single statement on page 9 of the remarks that states, "...Rostoker appears to control temperature and voltage parameters of its integrated circuit by power reduction, instead of monitoring the parameters for optimizing power consumption."

Although Rostoker teaches, in column 2, lines 10-13, that operating parameters *may* be adjusted (emphasis added), Rostoker further teaches, in column 2, lines 14-19, that an object of the invention is to determine optimal performance parameters over a wide range of temperatures and voltages encountered.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Meagan S. Walling whose telephone number is (571) 272-2283. The examiner can normally be reached on Monday through Friday 8:30 AM to 5 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, John Barlow can be reached on (571) 272-2269. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

John Barlow Supervisory Patent Examiner Technology Center 2800

msw



Application/Control No.	Applicant(s)/Patent under Reexamination
11/078,150	MAY ET AL.
Examiner	Art Unit
Meagan S. Walling	2863


SEARCHED						
Class	Subclass	Date	Examiner			
702	130 117 121 124 60 64	9/1/2006	MVV			
377	19 20					
438	14 17 18					

INTERFERENCE SEARCHED						
Class	Subclass	Date	Examiner			
	1					

SEARCH N (INCLUDING SEARC)			
DATE EX					
EAST search	9/1/2006	MW			
702/130, 117 and word search					
377/19 and word search					
438/17 and word search					

U.S. Patent and Trademark Office

Part of Paper No. 20060901



U.S. Patent and Trademark Office

Part of Paper No. 20060901

EAST Search History

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
S1	0	variation near parameter same ((integrated near circuit) or ic) and temperature with variation near parameter and (adjust\$3 adjustment) with signal with power with voltage	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2006/03/13 17:13
S2	2	variation near parameter same ((integrated near circuit) or ic) and temperature with variation near parameter and (adjust\$3 adjustment) with signal same power same voltage	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2006/03/13 17:13
S3	1	(optimiz\$3 optimization) with power with (ic or (integreated near circuit)) and variation with parameter same temperature	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2006/03/14 11:52
S4	1	(optimiz\$3 optimization) with power with (ic or (integreated near circuit)) and variation with parameter same temperature	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2006/03/14 11:52
S5	0	S4 and signal	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2006/03/14 11:53
S6	12	power with consumption with optimiz\$3 and (ic or (integrated near circuit)) and variation near parameter	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2006/03/14 14:29
S7	4	power with consumption with optimiz\$3 and (ic or (integrated near circuit)) and variation near parameter and temperature	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2006/03/14 11:54
S8	1980714	variation near parameter same temperature and (ic (integrated circuit)) and optimiz\$3 with power adn voltage	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2006/03/14 12:07
S9	41	variation near parameter same temperature and (ic (integrated circuit)) and optimiz\$3 with power and voltage	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2006/03/14 14:30
S10	22	variation near parameter same temperature and (ic (integrated circuit)) and optimiz\$3 with power same voltage	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2006/03/14 14:31

EAST Search History

S11	7	variation near parameter same temperature and (ic (integrated near circuit)) and optimiz\$3 with	US-PGPUB; USPAT; EPO; JPO;	OR	ON	2006/03/14 12:09
S12	3	power same voltage variation near parameter same	DERWENT US-PGPUB;	OR	ON	2006/03/14 12:09
		temperature and (ic (integrated near circuit)) and optimiz\$3 with power same voltage and dc	USPAT; EPO; JPO; DERWENT	×		
S13	330	702/17.ccls.	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2006/03/14 14:30
S14	867	702/117.ccls.	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2006/03/14 14:30
S15	684	702/130.ccls.	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2006/03/14 14:30
S16	482	377/19.ccls.	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2006/03/14 14:30
S17	3894	438/17.ccls.	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2006/03/14 14:30
S18	0	S14 and (variation near parameter same temperature and (ic (integrated circuit)) and optimiz\$3 with power and voltage)	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2006/03/14 14:30
S19	0	S15 and (variation near parameter same temperature and (ic (integrated circuit)) and optimiz\$3 with power and voltage)	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2006/03/14 14:30
S20	0	S16 and (variation near parameter same temperature and (ic (integrated circuit)) and optimiz\$3 with power and voltage)	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2006/03/14 14:30
521	2	S17 and (variation near parameter same temperature and (ic (integrated circuit)) and optimiz\$3 with power and voltage)	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2006/03/14 14:30
S22	0	S14 and (variation near parameter same temperature and (ic (integrated circuit)) and optimiz\$3 with power same voltage)	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2006/03/14 14:31

EAST Search History

S23	0	S15 and (variation near parameter same temperature and (ic (integrated circuit)) and optimiz\$3 with power same voltage)	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2006/03/14 14:31
S24	0	S16 and (variation near parameter same temperature and (ic (integrated circuit)) and optimiz\$3 with power same voltage)	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2006/03/14 14:31
S25	1	S17 and (variation near parameter same temperature and (ic (integrated circuit)) and optimiz\$3 with power same voltage)	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2006/03/14 14:31

DOCKET NO. SIG000124

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of: Marcus W. May

Serial No. 11/078,150

Filed: March 11, 2005

For: Power Optimization of a Mixed-Signal System on an Integrated Circuit

Group No.: 2863 Examiner: Walling, Meagan S.

Mail Stop Amendment Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

RESPONSE TO OFFICIAL ACTION UNDER 37 C.F.R. § 1.111

Sir:

Responsive to the Official Action having a mailed date of March 20, 2006, Applicant hereby makes the following arguments and remarks. As such, reconsideration of the action and allowance of the present application are respectfully requested and are believed to be appropriate in view of the following:

Amendment to the Specification - N/AAmendment to the Claims begins on page <u>2</u> of this paper. Amendment to the Drawings - N/ARemarks begin on page <u>2</u> of this paper.

Docket No. SIG000124

IN THE CLAIMS

		Please amend the claims as follows, substituting any amended claim(s) for the corresponding
	pendir	ng claim(s):
5		
1	1.	(Original) A method for power supply optimization of an integrated circuit, comprising:
2		determining an analog variation parameter representative of an integrated circuit fabrication
3	proces	s variance of the integrated circuit;
4		determining an operational temperature associated with the analog variation parameter; and
5		determining an adjustment signal for a power supply voltage level of the integrated circuit based
6	on the	analog variation parameter with respect to the operational temperature, such that power
7	consu	mption of the integrated circuit is optimized.
1	2.	(Original) The method Claim 1 further comprises:
2		adjusting a regulation signal of a DC-to-DC converter based on the adjustment signal.
1	3.	(Original) The method of Claim 2 further comprises:
2		updating the adjustment signal by repeating at least one of the determination of the operational
3	tempe	rature and determining the adjustment signal.
1	4.	(Original) The method of Claim 1 further comprises:
2		determining a digital variation parameter; and
3		determining the adjustment signal based on the digital variation parameter and the analog
4	variati	on parameter with respect to the operational temperature.
1	5.	(Original) The method of Claim 4 wherein the determining the adjustment signal comprises:
2		determining a first adjustment signal based on the analog variation parameter;
3		determining a second adjustment signal based on the digital variation parameter;
4		comparing the first adjustment signal to the second adjustment signal; and
5		when the first adjustment signal compares favorably with the second adjustment signal, selecting
6	the fir	st adjustment signal as the adjustment signal, else the second adjustment signal as the adjustment
7	signal	

Appl. No. 11/078,150 Response mailed June 20, 2006 Reply to Office Action, mailed date March 20, 2006

1	6.	(Original) The method Claim 4, wherein determining a digital variation parameter comprises:
2		measuring processing speed of at least a portion of an integrated circuit to produce measured
3	process	sing speed;
4		comparing the measured processing speed with a critical processing speed for the at least a
5	portion	of the integrated circuit; and
6		when the measured processing speed compares favorably to the critical processing speed,
7	corresp	ondingly set a value of the digital variation parameter.
1	7.	(Original) The method of Claim 4 further comprises:
2		adjusting a regulation signal of a DC-to-DC converter based on the adjustment signal.

- 1 8. (Original) The method of Claim 7 further comprises:
- 2 updating the adjustment signal by repeating at least one of the determination of the operational
- 3 temperature, the determination of the analog variation parameter, and of the digital variation parameter

Docket No. SIG000124

.

1	9.	(Original) An apparatus for increasing power supply efficiency of an integrated circuit
2	compr	ises:
3		a processing module; and
4		a memory operably coupled to the processing module, wherein the memory stores operational
5	instruc	tions that cause the processing module to:
6		determine an analog variation parameter representative of an integrated circuit fabrication
7		process variance of the integrated circuit;
8		determine an operational temperature associated with the analog variation parameter; and
9		determine an adjustment signal for a power supply voltage level of the integrated circuit
10		based on the analog variation parameter and the operational temperature, such that power
11		consumption of the integrated circuit is optimized.
1	10.	(Original) The apparatus of claim 9, wherein the memory further stores operational instructions
2	that ca	use the processing module to:
3		adjust a regulation signal of a DC-to-DC converter based on the adjustment signal.
1	11.	(Original) The method of Claim 10, wherein the memory further stores operational instructions
2	that ca	use the processing module to:
3		update the adjustment signal by repeating at least one of the determination of the operational
4	temper	ature and determine the analog variation parameter.
1	12.	(Original) The apparatus of claim 9, wherein the memory further stores operational instructions
2	that ca	use the processing module to:
3		determine a digital variation parameter; and
4		determine the adjustment signal based on the digital variation parameter and the analog variation
5	paramo	eter with respect to the operational temperature.

Appl. No. 11/078,150 Response mailed June 20, 2006 Reply to Office Action, mailed date March 20, 2006

.

1	13.	(Original) The apparatus of claim 12, wherein the memory further stores operational instructions
2	that can	use the processing module to determine the digital variation parameter by:
3		measuring a processing speed of at least a portion of an integrated circuit to produce measured
4	process	sing speed;
5		comparing the measured processing speed with a critical processing speed for the at least a
6	portion	of the integrated circuit; and
7		when the measured processing speed compares favorably to the critical processing speed, set a
8	corresp	bonding value of the digital variation parameter.
1	14.	(Original) The apparatus of claim 12, wherein the memory further stores operational instructions
2	that car	use the processing module to:
3		adjust a regulation signal of a DC-to-DC converter based on the adjustment signal.
1	15.	(Original) The apparatus of claim 13, wherein the memory further stores operational instructions
2	that car	use the processing module to:
3		determine a first adjustment signal based on the analog variation parameter;
4		determine a second adjustment signal based on the digital variation parameter;
5		compare the first adjustment signal to the second adjustment signal; and
6		when the first adjustment signal compares favorably with the second adjustment signal, selecting
7	the firs	t adjustment signal as the adjustment signal, else selecting the second adjustment signal as the

8 adjustment signal.

Docket No. SIG000124

Appl. No. 11/078,150 Response mailed June 20, 2006 Reply to Office Action, mailed date March 20, 2006

1	16. (Original) A comprehensive system-on-a-chip comprises:
2	a processing core operably coupled to process input digital data and produce therefrom output
3	digital data;
4	digital interface circuitry operably coupled to provide the input digital data to the processing core
5	and to receive the output digital data from the processing core;
6	mixed signal circuitry operably coupled to convert input analog signals into the input digital data
7	and to convert the output digital data into output analog signals; and
8	battery optimization circuitry that includes a DC-to-DC converter and a power conservation
9	circuit, wherein the DC-to-DC converter is operably coupled to convert a battery voltage into a supply
10	voltage that supplies at least one of: the processing core, the digital interface circuitry, and the mixed
11	signal circuitry, wherein the power conservation circuit includes:
12	processing module; and
13	memory operably coupled to the processing module, wherein the memory stores operational
14	instructions that cause the processing module to:
15	determine an analog variation parameter representative of an integrated circuit fabrication
16	process variance of the integrated circuit;
17	determine an operational temperature associated with the analog variation parameter;
18	determine a digital variation parameter representative of a processing speed of the
19	integrated circuit; and
20	determine an adjustment signal for a power supply voltage level of the integrated circuit
21	based on the analog variation parameter with respect to the operational temperature and the
22	digital variation parameter, such that power consumption of the integrated circuit is optimized.
1	17. (Original) The comprehensive system-on-a-chip of claim 16, wherein the memory further stores
2	operational instructions that cause the processing module to:
3	adjust a regulation signal of a DC-to-DC converter based on the adjustment signal.
1	18. (Original) The comprehensive system-on-a-chip of claim 17, wherein the memory further stores
2	operational instructions that cause the processing module to:
3	update the regulation adjustment by repeating at least one of the determination of the operational
4	temperature and the determination of the analog variation parameter.

1 19. (Original) The comprehensive system-on-a-chip of claim 16, wherein the memory further stores 2 operational instructions that cause the processing module to measure the processing speed by:

enabling a function to be performed by the at least a portion of the comprehensive system-on-achip;

5 counting at least one of a number of cycles of a known clock during the performing of function

6 by the at least a portion of the integrated circuit and a number of repetitions of the function during a cycle

7 of the known clock to produce a count value; and

8 equating the count value to the processing speed.

20. (Original) The comprehensive system-on-a-chip of claim 18, wherein the memory further stores
 operational instructions that cause the processing module to adjust of the supply voltage by:

determining the digital variation parameter as a ratio between the measured processing speed and
 the critical processing speed; and

adjusting the supply voltage based on an operational sufficiency of either the digital variation
 parameter or the analog variation parameter with respect to the operational temperature.

Docket No. SIG000124

1	21.	(Original) A method for increasing power supply efficiency of an integrated circuit, comprising:
2		determining an analog variation parameter representative of an integrated circuit fabrication
3	process	s variance of the integrated circuit; and
4		determining an adjustment signal for a power supply voltage level of the integrated circuit based
5	on the	analog variation parameter such that power consumption of the integrated circuit is optimized.
1	22.	(Original) The method of claim 21 further comprises:
2		determining an operational temperature associated with the analog variation parameter; and
3		determining an adjustment signal for a power supply voltage level of the integrated circuit based
4	on the	analog variation parameter with respect to the operational temperature, such that power
5	consun	nption of the integrated circuit is optimized.
1	23.	(Original) The method of Claim 22 further comprises:
2		determining a digital variation parameter; and
3		determining the adjustment signal based on the digital variation parameter and the analog
4	variatio	on parameter with respect to the operational temperature.
1	24.	(Original) The method of Claim 23 wherein the determining the adjustment signal comprises:
2		determining a first adjustment signal based on the analog variation parameter;
3		determining a second adjustment signal based on the digital variation parameter;
4		comparing the first adjustment signal to the second adjustment signal; and
5		when the first adjustment signal compares favorably with the second adjustment signal, selecting
6	the firs	t adjustment signal as the adjustment signal, else the second adjustment signal as the adjustment
7	signal.	

REMARKS

Claims 1-24 are pending in the application.

Claims 1, 9, 21, and 22 have been rejected.

Claims 16-20 are allowed.

Claims 2-8, 10-15, 23 and 24 have been objected to as depending from a rejected base claim, but would be allowable if rewritten accordingly.

Reconsideration of the Claims is respectfully requested.

1. Rejection under 35 U.S.C. § 102

Claims 1, 9, 21, and 22 were rejected under 35 U.S.C. § 102(b) as being anticipated by U.S. Patent No. 5,563,928 to Rostoker et al. ("Rostoker").

For establishing anticipation, "[a] claim is anticipated only if each and every element as set forth in the claim is found, either expressly or inherently described, in a single prior art reference. ... The identical invention must be shown in as complete detail as is contained in the ... claim." MPEP § 2131 at p. 2100-73 (8th ed., rev. 3, August 2005) (citations omitted).

Rostoker relates to "a method and apparatus for optimizing the performance of the digital systems by determining the optimal speed-power parameters for the components of the digital systems." (Rostoker Col. 1:18-22). Under the heading "Digital System" of Rostoker, "[w]hen a system requires a certain operating speed, the voltage and/or temperature parameters of the integrated circuits may be adjusted so as to realize a minimum appropriate relaxation oscillator frequency [parameter] for each integrated circuit. Conversely, when the integrated circuits of the system [have] much faster [clock rates] than necessary for desired operation, the voltage to these integrated circuits may be lowered to reduce power consumption of the system." (Rostoker Col. 12:56-63). Also, "[t]emperature and voltage [parameters] may be controlled ... (Rostoker Col. 12:64-66; *see also, e.g.*, Col. 11:34-42 (a set point signal for temperature control); Claim 21). In other words, Rostoker appears to control temperature and voltage parameters of its integrated circuits by power reduction, instead of monitoring the parameters for optimizing power consumption.

In contrast, Applicant's Independent Claim 1 recites, *inter alia*, a "method for <u>power supply</u> <u>optimization</u> of an integrated circuit, comprising: <u>determining an analog variation parameter</u> representative of an integrated circuit fabrication process variance of the integrated circuit; . . .

Docket No. SIG000124

Appl. No. 11/078,150 Response mailed June 20, 2006 Reply to Office Action, mailed date March 20, 2006

and <u>determining an adjustment signal for a power supply voltage level</u> of the integrated circuit <u>based on the analog variation parameter</u> with respect to the operational temperature, such that power consumption of the integrated circuit is optimized." (emphasis added).

Also, the method of Applicant's Independent Claim 20 recites, *inter alia*, a "method for increasing power supply efficiency of an integrated circuit, comprising: <u>determining an analog</u> <u>variation parameter</u> representative of an integrated circuit fabrication process variance of the integrated circuit; and <u>determining an adjustment signal for a power supply voltage level</u> of the integrated circuit based on the analog variation parameter <u>such that power consumption of the integrated circuit is optimized</u>." (emphasis added).

Applicant respectfully submits that Rostoker does not provide each and every element as set forth in Applicant's method claims 1 and 20.

Also, the apparatus of Applicant's Independent Claim 9 recites, *inter alia*, an "apparatus for increasing power supply efficiency of an integrated circuit comprises: a processing module; and a memory operably coupled to the processing module, wherein the memory stores operational instructions that cause the processing module to: <u>determine an analog variation parameter</u> representative of an integrated circuit fabrication process variance of the integrated circuit; . . . <u>determine an adjustment signal for a power supply voltage level</u> of the integrated circuit <u>based on the analog variation parameter and the operational temperature</u>, such that power consumption of the integrated circuit is optimized." (emphasis added).

Applicant respectfully submits that Rostoker does not provide each and every element as set forth in Applicant's apparatus of Independent Claim 9.

Accordingly, Applicant respectfully submits that each and every element as set forth in Applicant's claimed invention of its Independent Claim 1, Independent Claim 9, and Independent Claim 21 and Claim 22 that depends therefrom, is not found in Rostoker. Applicant respectfully requests that the rejection to these claims be withdrawn.

2. Allowed and Allowable Subject Matter

Applicant notes with appreciation the allowance of its Claims 16-20.

The Office Action noted that Claims 2-8, 10-15, and 23-24 were objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. Applicant notes with appreciation this indication of allowability.

3. Conclusion

As a result of the foregoing, the Applicant respectfully submits that Claims 1-15 and 21-24, in addition to Claims 16-20, in the Application are in condition for allowance, and respectfully requests an early allowance of such Claims.

If any issues arise, or if the Examiner has any suggestions for expediting allowance of this Application, the Applicant respectfully invites the Examiner to contact the undersigned at the telephone number indicated below or at ksmith@texaspatents.com.

The Commissioner is hereby authorized to charge any additional fees connected with this communication or credit any overpayment to Garlick Harrison & Markison Deposit Account No. 50-2126.

Respectfully submitted,

Date: June 20, 2006

/Kevin L. Smith/ Kevin L. Smith, Reg. No. 38,620 Attorney for Applicant

Garlick Harrison & Markison P.O. Box 160727 Austin, Texas 78716-0727 (972) 772-8836/office (972) 772-5033/facsimile

Electronic Acknowledgement Receipt EFS ID: 1085658 **Application Number:** 11078150 **Confirmation Number:** 7355 Title of Invention: Power optimization of a mixed-signal system on an integrated circuit First Named Inventor: Marcus W. May **Customer Number:** 34399 Filer: Kevin Lee Smith Filer Authorized By: Attorney Docket Number: SIG000124 **Receipt Date:** 20-JUN-2006 Filing Date: 11-MAR-2005 Time Stamp: 18:41:58 Application Type: Utility International Application Number:

Payment information:

Submitted with Payment

no

File Listing:

Document Number	Document Description	File Name	File Size(Bytes)	Multi Part	Pages
1		Rsp_Non_Final_OA_SIG000 124_EFS.pdf	145559	yes	11

	Multipart Description				
	Doc Desc	Start	End		
	Amendment - After Non-Final Rejection	1	1		
	Claims	2	8		
	Applicant Arguments/Remarks Made in an Amendment	9	11		
Warnings:	I				
Information:					
	Total Files Size (in bytes):	145	5559		

This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503.


New Applications Under 35 U.S.C. 111

If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.

National Stage of an International Application under 35 U.S.C. 371

If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.

PTO/88/06 (12-04) Approved for use through 7/31/2006. OM8 0661-0032 U.S. Peterl and Trademark Office: U.S. DEPARTMENT OF COMMERCE



.

÷ *

The higher (Freedow) for the former plant or higher design the bar over the first many plant to excluse a the freedow of the first sector of the f

	ted States Paten	t and Trademark Office	UNITED STATES DEPAR United States Patent and Address: COMMISSIONER I P.O. Box 1450 Alexandria, Virginia 22 www.uspto.gov	FOR PATENTS
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
11/078,150	03/11/2005	Marcus W. May	SIG000124	7355
34399 7	590 03/20/2006		EXAM	IINER
	ARRISON & MARK	JSON LLP	WALLING,	MEAGAN S
P.O. BOX 160' AUSTIN, TX			ART UNIT	PAPER NUMBER
,			2863	
			DATE MAILED: 03/20/200	6

Please find below and/or attached an Office communication concerning this application or proceeding.

U.S. Patent and Trademark Office				
Attachment(s) 1) X Notice of References Cited (PTO-892) 2) X Notice of Draftsperson's Patent Drawing Revi 3) Information Disclosure Statement(s) (PTO-14 Paper No(s)/Mail Date		Paper No	Summary (PTO-413) (s)/Mail Date Informal Patent Application (PTO-1 	52)
 12) Acknowledgment is made of a cl a) All b) Some * c) None 1. Certified copies of the price 2. Certified copies of the price 3. Copies of the certified copies application from the Intern * See the attached detailed Office at 	of: ority documents have ority documents have oles of the priority doo national Bureau (PCT	been received. been received in A cuments have beer Rule 17.2(a)).	Application No n received in this National St	age
Priority under 35 U.S.C. § 119				
Application Papers 9) ☐ The specification is objected to b 10) ⊠ The drawing(s) filed on <u>11 March</u> Applicant may not request that any Replacement drawing sheet(s) inclu 11) ☐ The oath or declaration is object	<u>n 2005</u> is/are: a)⊠ ac objection to the drawing iding the correction is re	g(s) be held in abeya equired if the drawing	nce. See 37 CFR 1.85(a). g(s) is objected to. See 37 CFR	
5) Claim(s) <u>16-20</u> is/are allowed. 6) Claim(s) <u>1,9,21 and 22</u> is/are rej 7) Claim(s) <u>2-8,10-15,23 and 24</u> is/ 8) Claim(s) <u>are subject to re</u>	ected. /are objected to.			
 4) Claim(s) <u>1-24</u> is/are pending in t 4a) Of the above claim(s) 		n consideration.		
Disposition of Claims				
closed in accordance with the p				
 2a) This action is FINAL. 3) Since this application is in condi 	2b)⊠ This action tion for allowance exc		ters, prosecution as to the m	ierits is
1) Responsive to communication(s				
 Extensions of time may be available under the provi after SIX (6) MONTHS from the mailing date of this If NO period for reply is specified above, the maximu Failure to reply within the set or extended period for Any reply received by the Office later than three mo earned patent term adjustment. See 37 CFR 1.704 Status 	communication. Im statutory period will apply a reply will, by statute, cause the nths after the mailing date of th	nd will expire SIX (6) MON e application to become AB	ITHS from the mailing date of this comn 3ANDONED (35 U.S.C. § 133).	nunication.
A SHORTENED STATUTORY PERIO WHICHEVER IS LONGER, FROM TH - Extensions of time may be available under the provi	E MAILING DATE OF	THIS COMMUNI	CATION.	DAYS,
The MAILING DATE of this com Period for Reply	nunication appears or	the cover sheet w	ith the correspondence addre	ess
		an S. Walling	2863	
Office Action Summary		•	Art Unit	<u> </u>
		cation No. /8,150	Applicant(s) MAY ET AL.	m

DETAILED ACTION

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

1. Claims 1, 9, 21, and 22 are rejected under 35 U.S.C. 102(b) as being anticipated by Rostoker et al. (US 5,563,928).

Regarding claim 1, Rostoker et al. teaches determining an analog variation parameter representative of an integrated circuit fabrication process variance of the integrated circuit (column 1, lines 25-33); determining an operational temperature associated with the analog variation parameter (column 1, lines 34-38); and determining an adjustment signal for a power supply voltage level of the integrated circuit based on the analog variation parameter with respect to eh operational temperature, such that power consumption of the integrated circuit is optimized (column 2, lines 14-17).

Regarding claim 9, Rostoker et al. teaches a processing module (1002); and a memory (1004) operably coupled to the processing module, wherein the memory stores operation instructions that cause the processing module to: determine an analog variation parameter representative of an integrated circuit fabrication process variance of the integrated circuit (column 1, lines 25-33); determine an operational temperature associated with the analog variation parameter (column 1, lines 34-38); and determine an adjustment signal for a power supply voltage level of the integrated circuit based on the analog variation parameter with respect

to eh operational temperature, such that power consumption of the integrated circuit is optimized (column 2, lines 14-17).

Regarding claim 21, Rostoker et al. teaches determining an analog variation parameter representative of an integrated circuit fabrication process variance of the integrated circuit (column 1, lines 25-33); and determining an adjustment signal for a power supply voltage level of the integrated circuit based on the analog variation parameter such that power consumption of the integrated circuit is optimized (column 2, lines 14-17).

Regarding claim 22, Rostoker et al. teaches determining an operational temperature associated with the analog variation parameter (column 1, lines 34-38); and determining an adjustment signal for a power supply voltage level of the integrated circuit based on the analog variation parameter with respect to eh operational temperature such that the power consumption of the integrated circuit is optimized (column 2, lines 14-17).

Allowable Subject Matter

2. Claims 2-8, 10-15 and 23-24 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

The following is a statement of reasons for the indication of allowable subject matter:

The primary reason for the indication of allowability of claims 2 and 10 is the inclusion of the limitation of adjusting a regulation signal of a DC-to-DC converter based on the adjustment signal. It is this limitation in the claimed combination that has not been found, taught, or suggested by the prior art that makes these claims allowable.

The primary reason for the indication of allowability of claims 4, 12, and 22 is the inclusion of the limitation of determining a digital variation parameter; and determining the adjustment signal based on the digital variation parameter and the analog variation parameter with respect to the operational temperature. It is this limitation in the claimed combination that has not been found, taught, or suggested by the prior art that makes these claims allowable.

3. Claims 16-20 are allowed.

The following is an examiner's statement of reasons for allowance:

The primary reason for the allowance of claim 16 is the inclusion of the limitation of a processing core operably coupled to process input digital data and produce therefrom output digital data', digital interface circuitry operably coupled to provide the input digital data to the processing core and to receive the output digital data from the processing core; mixed signal circuitry operably coupled to convert input analog signals into the input digital data and to convert the output digital data into output analog signals; and battery optimization circuitry that includes a DC-to-DC converter and a power conservation circuit, wherein the DC-to-DC converter is operably coupled to convert a battery voltage into a supply voltage that supplies at least one of: the processing core, the digital interface circuitry, and the mixed signal circuitry, wherein the power conservation circuit includes: processing module; and memory operably coupled to the processing module, wherein the memory stores operational instructions that cause the processing module determine an analog variation parameter representative of an integrated circuit fabrication process variance of the integrated circuit; determine an operational temperature associated with the analog variation parameter; determine a digital variation

parameter representative of a processing speed of the integrated circuit; and determine an adjustment signal for a power supply voltage level of the integrated circuit based on the analog variation parameter with respect to the operational temperature and the digital variation parameter, such that power consumption of the integrated circuit is optimized. It is this limitation in the claimed combination that has not been found, taught, or suggested by the prior art that makes these claims allowable.

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Meagan S. Walling whose telephone number is (571) 272-2283. The examiner can normally be reached on Monday through Friday 8:30 AM to 5 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, John Barlow can be reached on (571) 272-2269. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

msw

BRYAN BUI PRIMARY EXAMINER

Notice of References Cited	Application/Control No. 11/078,150	Applicant(s)/Patent Under Reexamination MAY ET AL.		
Notice of References Cheu	Examiner	Art Unit		
	Meagan S. Walling	2863	Page 1 of 1	

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	A	US-5,563,928	10-1996	Rostoker et al.	377/20
	В	US-			
	С	US-			
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	н	ŲS-			
	1	US-		· · · · · · · · · · · · · · · · · · ·	
	J	US-			
	к	US-			
	L	US-			
	М	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Ρ					
	Q					
	R					
	S					
	Т					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	υ	
	V	
	w	
	x	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

U.S. Patent and Trademark Office PTO-892 (Rev. 01-2001)

Notice of References Cited

Part of Paper No. 20060314

UNITED STATES PATENT AND TRADEMARK OFFICE



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address COMMISSIONER FOR PATENTS PO. Box 1430 Altranufa, Vigibie 22313-1450 www.uppo.gov

Bib Data Sheet

CONFIRMATION NO. 7355

SERIAL NUMBE 11/078,150	ER	FILING DATE 03/11/2005 RULE	C	CLASS 702	GRO	JP ART 2863	UNIT	D	ATTORNEY OCKET NO. SIG000124
** CONTINUING I	Feld DATA LICA	er, Austin, TX; MANA MANA	* **** GRANTE	ED ** SMALL E	NTITY	**			
** 04/07/2005 Foreign Priority claimed 35 USC 119 (a-d) condi met Verified and Acknowledged ADDRESS 34399	tions A Exa	yes Xno yes M no Met affi Allowance Allowance		STATE OR COUNTRY TX	SHE	ETS WING 0	TOT CLAI 24	MS	INDEPENDENT CLAIMS 4
TITLE Power optimizatio	EES	a mixed-signal system :: Authority has been g to charge/cr for following	iven in P	aper		1 1.1 time)	6 Fees (Proc	essing Ext. of

http://neo:8000/PrexServlet/PrexAction?serviceName=BibDataSheet&Action=display&brow... 3/14/06



Application/Control No.	Applicant(s)/Patent under Reexamination				
11/078,150	MAY ET AL.				
Examiner	Art Unit				
Meagan S. Walling	2863				

SEARCHED						
Class	Subclass	Date	Examiner			
702	130 117 121 124 60 64	3/14/2006	MW			
377	19 20					
438	14 17 18					
<u></u>						

INTERFERENCE SEARCHED							
Class	Subclass	Date	Examiner				
		76					
	-						
			1				

SEARCH NOTES (INCLUDING SEARCH STRATEGY)						
	DATE	EXMR				
EAST search	3/14/2006	MW				
702/130, 117 and word search						
377/19 and word search						
438/17 and word search						

U.S. Patent and Trademark Office

Part of Paper No. 20060314

EAST Search History

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	330	702/17.ccls.	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2006/03/14 14:30
L2	867	702/117.ccls.	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2006/03/14 14:30
L3	684	702/130.ccls.	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2006/03/14 14:30
L4	482	377/19.ccls.	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2006/03/14 14:30
L5	3894	438/17.ccls.	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2006/03/14 14:30
L6		2 and (variation near parameter same temperature and (ic (integrated circuit)) and optimiz\$3 with power and voltage)	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2006/03/14 14:30
L7	0	3 and (variation near parameter same temperature and (ic (integrated circuit)) and optimiz\$3 with power and voltage)	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2006/03/14 14:30
L8	0	4 and (variation near parameter same temperature and (ic (integrated circuit)) and optimiz\$3 with power and voltage)	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2006/03/14 14:30
L9	2	5 and (variation near parameter same temperature and (ic (integrated circuit)) and optimiz\$3 with power and voltage)	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2006/03/14 14:30
L10	0	2 and (variation near parameter same temperature and (ic (integrated circuit)) and optimiz\$3 with power same voltage)	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2006/03/14 14:31
L11	0	3 and (variation near parameter same temperature and (ic (integrated circuit)) and optimiz\$3 with power same voltage)	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2006/03/14 14:31

EAST Search History

L12	0	4 and (variation near parameter same temperature and (ic (integrated circuit)) and optimiz\$3 with power same voltage)	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2006/03/14 14:31
L13	1	5 and (variation near parameter same temperature and (ic (integrated circuit)) and optimiz\$3 with power same voltage)	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2006/03/14 14:31
S1	0	variation near parameter same ((integrated near circuit) or ic) and temperature with variation near parameter and (adjust\$3 adjustment) with signal with power with voltage	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2006/03/13 17:13
S2	2	variation near parameter same ((integrated near circuit) or ic) and temperature with variation near parameter and (adjust\$3 adjustment) with signal same power same voltage	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2006/03/13 17:13
53	1	(optimiz\$3 optimization) with power with (ic or (integreated near circuit)) and variation with parameter same temperature	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2006/03/14 11:52
S4	1	(optimiz\$3 optimization) with power with (ic or (integreated near circuit)) and variation with parameter same temperature	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2006/03/14 11:52
S5	0	S4 and signal	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2006/03/14 11:53
S6	12	power with consumption with optimiz\$3 and (ic or (integrated near circuit)) and variation near parameter	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2006/03/14 14:29
S7	4	power with consumption with optimiz\$3 and (ic or (integrated near circuit)) and variation near parameter and temperature	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2006/03/14 11:54
S8	1980714	variation near parameter same temperature and (ic (integrated circuit)) and optimiz\$3 with power adn voltage	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2006/03/14 12:07
S9	41	variation near parameter same temperature and (ic (integrated circuit)) and optimiz\$3 with power and voltage	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2006/03/14 14:30

EAST Search History

S10	22	variation near parameter same temperature and (ic (integrated circuit)) and optimiz\$3 with power same voltage	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2006/03/14 14:31
S11	7	variation near parameter same temperature and (ic (integrated near circuit)) and optimiz\$3 with power same voltage	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2006/03/14 12:09
S12	3	variation near parameter same temperature and (ic (integrated near circuit)) and optimiz\$3 with power same voltage and dc	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2006/03/14 12:09

~					PTO/SB/05			
⊂ ひ Under the	Paperwork Reduction Act of 1995, no person	is are required to re		Trademark Office. U.S.	DEPARTMENT OF COMM DEPARTMENT OF COMM Days a valid OMB control n			
R .	UTILITY		Attorney Docket No	SIG000124				
PATENT APPLICATION TRANSMITTAL			First Inventor	, Marcus W. May				
			Title	Title Power Optimization of Mixed-Signal System on an Integrated Circuit				
(Only for	r new nonprovisional applications under 37 CF	^z R 1.53(b))	Express Mail Label	No.1 IFV7	2528420			
See MPEF	APPLICATION ELEMENTS P chapter 600 concerning utility patent applicat	tion contents.	ADDRESS TO:	P.O. Box 145				
	ransmittal Form (e.g., PTO/SB/17)	60)	ACCOM	PANYING APPL	ICATION PARTS			
 (Submit an original and a duplicate for fee processing) 2. ✓ Applicant claims small entity status. See 37 CFR 1.27. 3. ✓ Specification [Total Pages_36] Both the claims and abstract must start on a new page (For information on the preferred arrangement, see MPEP 608.01(a)) 4. ✓ Drawing(s) (35 U.S.C. 113) [Total Sheets 10] 			9. 🗹 Assignme	9. Assignment Papers (cover sheet & document(s))				
			Name of Assignee					
5. Oath or D	eclaration [Total Sheets	•		.73(b) Statement	Power of			
 a. Newly executed (original or copy) b. A copy from a prior application (37 CFR 1.63(d)) (for continuation/divisional with Box 18 completed) i. DELETION OF INVENTOR(S) Signed statement attached deleting inventor(s) name in the prior application, see 37 CFR 1.63(d)(2) and 1.33(b). 				here is an assignee) Translation Docume	Attorney			
			12. Information Disclosure Statement (PTO/SB/08 or PTO-1445 Copies of citations attached					
6. 🔄 Appl	ication Data Sheet. See 37 CFR 1.76		13. Prelimina	ary Amendment				
7. CD-ROM or CD-R in duplicate, large table or Computer Program (Appendix) Landscape Table on CD			14. Return Receipt Postcard (MPEP 503) (Should be specifically iternized)					
(if applica	 8. Nucleotide and/or Amino Acid Sequence Submission (if applicable, items a. – c. are required) a. Computer Readable Form (CRF) b. Specification Sequence Listing on: 			 15. Certified Copy of Priority Document(s) (if foreign priority is claimed) 16. Nonpublication Request under 35 U.S.C. 122(b)(2)(B)(i). Applicant must attach form PTO/SB/35 or equivalent. 				
i. ii.	CD-ROM or CD-R (2 copies); or Paper		17. Other:					
c 18. If a CON	Statements verifying identity of above FINUING APPLICATION, check appropr		oply the requisite infor	mation below and in	the first sentence of the			
	ollowing the title, or in an Application Da							
	tinuation Divisional	Continu	ation-in-part (CIP)		.:			
Prior application		COPPESSO	DENCE ADDRESS	Art Unit:	······································			
	13.							
The addre	ess associated with Customer Number:	34	,399	OR · Corr	espondence address below			
Name	Kevin L. Smith							
Address	P. O. Box 160727							
City	Austin	State	ТХ	Zip Code	78716			
Country	US	Telephone	972-772-8836	Fax	972-772-5033			

This collection of information is required by 37 CFR 1.53(b). The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.11 and 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450. If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.

427		,				PTO/SB/17 (12-04v2
C Under the Paperwork Reduct	lion Act of 1995	o no persons are required to	U.S. Patent a respond to a collection	and Trademark	Office; U.S. DE	h 07/31/2006. OMB 0651-003 EPARTMENT OF COMMERC vs a valid OMB control numbe
D Effec	tive on 12/08/2	004.		Com	olete if Kno	wn
Fees pursuant to the Consoli			Application Num	ber		
	KANS	MITTAL	Filing Date		harranni (1997)	
Fo	r FY 2	005	First Named Inve	entor Marc	cus W. May	
			Examiner Name			
Applicant claims sma	Il entity status	s. See 37 CFR 1.27	Art Unit			<u> </u>
TOTAL AMOUNT OF PAY	(MENT (\$)) 740.00	Attorney Docket	No. SIG(000124	
METHOD OF PAYMEN	IT (check al	l that apply)				
Check Credit		Money Order	one Other (pl	ease identify)	:	
		nt Number: <u>50-1415</u>				nc.
		account, the Director is h				
	s) indicated b			e fee(s) indic	ated below, e:	xcept for the filing fee
	additional fee R 1.16 and 1	e(s) or underpayments of	fee(s) 🗸 Credit	any overpay	ments	
WARNING: Information on th	is form may b	ecome public. Credit card	information should no	t be included	on this form. F	Provide credit card
information and authorization	n on P10-2038	».				
FEE CALCULATION						
1. BASIC FILING, SEA	FILING		RCH FEES	FXAMINA	TION FEES	
	5	Small Entity	Small Entity	9	Small Entity	
Application Type	<u>Fee (\$)</u>	Fee (\$) Fee		Fee (\$)	Fee (\$)	Fees Paid (\$)
Utility	300	150 500) 250	200	100	500.00
Design	200	100 100) 50	130	65	·····
Plant	200	100 300) 150	160	80	
Reissue	300	150 500) 250	600	300	
Provisional	200	100 () 0	0	0	
2. EXCESS CLAIM FE	ES				m (h)	Small Entity
Fee Description Each claim over 20	(including E	Caussia)			<u>Fee (\$)</u> 50	<u>Fee (\$)</u> 25
		(including Reissues)			200	100
Multiple dependent		(360	180
Total Claims	Extra Clai		ee Paid (\$)		Multiple D	Dependent Claims
24 20 or HP =	44		100.00		Fee (\$)	Fee Paid (\$)
HP = highest number of tot Indep. Claims	al claims paid t Extra Clai		ee Paid (\$)		0	0
		<u> </u>				
<u>4</u> - 3 or HP =	1	<u> </u>	100.00			
$\frac{4}{HP = highest number of ind}$		x 100 = is paid for, if greater than 3.	100.00			
4 - 3 or HP = HP = highest number of ind APPLICATION SIZE	FFE	is paid for, if greater than 3.		lectronical	ly filed scon	ence or computer
<u>4</u> -3 or HP = HP = highest number of ind 3. APPLICATION SIZE If the specification an	FEE d drawings		paper (excluding e	lectronicall 125 for sm	ly filed sequ- all entity) fo	ence or computer r each additional 50
4 - 3 or HP = HP = highest number of ind 3. APPLICATION SIZE If the specification an listings under 37 (sheets or fraction	FEE d drawings CFR 1.52(e) thereof. See	ns paid for, if greater than 3. exceed 100 sheets of point of the application size c 35 U.S.C. 41(a)(1)(C	paper (excluding e fee due is \$250 (\$ 6) and 37 CFR 1.1	125 for sm 6(s).	all entity) fo	r each additional 50
4 - 3 or HP = HP = highest number of ind 3. APPLICATION SIZE If the specification an listings under 37 (sheets or fraction to Total Sheets	FEE d drawings CFR 1.52(e) thereof. Sco <u>Extra She</u>	is paid for, if greater than 3. exceed 100 sheets of p), the application size c 35 U.S.C. 41(a)(1)(0 ets Number of e	paper (excluding e fee due is \$250 (\$ 3) and 37 CFR 1.1 ach additional 50 o	125 for sm 6(s). r fraction th	all entity) fo ereof <u>Fe</u>	r each additional 50 e (\$) Fee Paid (\$)
<u>4</u> - 3 or HP = HP = highest number of ind 3. APPLICATION SIZE If the specification an listings under 37 (sheets or fraction the <u>Total Sheets</u> <u>46</u> - 100 = 4. OTHER FEE(S)	FEE d drawings CFR 1.52(e) thereof. Sec <u>Extra She</u>	ns paid for, if greater than 3. exceed 100 sheets of p), the application size e 35 U.S.C. 41(a)(1)(0 ets <u>Number of e</u> /50 =	paper (excluding e fee due is \$250 (\$ 6) and 37 CFR 1.1 ach additional 50 o (round up to a w	125 for sm 6(s). r fraction th	all entity) fo ereof <u>Fe</u>	r each additional 50 <u>e (\$)</u> <u>Fee Paid (\$)</u> 0 = 0
4 - 3 or HP = HP = highest number of ind APPLICATION SIZE If the specification an listings under 37 (sheets or fraction from Total Sheets 46 - 100 = 4. OTHER FEE(S) Non-English Specification	FEE d drawings CFR 1.52(e) thereof. Sec <u>Extra She</u> fication, \$	is paid for, if greater than 3. exceed 100 sheets of p), the application size c 35 U.S.C. 41(a)(1)(C rets <u>Number of e</u> / 50 = 130 fee (no small enti	paper (excluding e fee due is \$250 (\$ 6) and 37 CFR 1.1 ach additional 50 o (round up to a w ty discount)	125 for sm 6(s). r fraction th	all entity) fo ereof <u>Fe</u>	r each additional 50 <u>e (\$)</u> <u>Fee Paid (\$)</u> 0 = 0
4 - 3 or HP = HP = highest number of ind APPLICATION SIZE If the specification an listings under 37 (sheets or fraction the Total Sheets 46 - 100 = A. OTHER FEE(S) Non-English Specification Other (e.g., late film)	FEE d drawings CFR 1.52(e) thereof. Sec <u>Extra She</u> fication, \$	is paid for, if greater than 3. exceed 100 sheets of p), the application size c 35 U.S.C. 41(a)(1)(C rets <u>Number of e</u> / 50 = 130 fee (no small enti	paper (excluding e fee due is \$250 (\$ 6) and 37 CFR 1.1 ach additional 50 o (round up to a w ty discount)	125 for sm 6(s). r fraction th	all entity) fo ereof <u>Fe</u>	r each additional 50 <u>e (\$)</u> = <u>Fee Paid (\$)</u> <u>0</u> = <u>0</u> <u>Fees Paid (\$</u>
4 -3 or HP = HP = highest number of ind APPLICATION SIZE If the specification an listings under 37 (sheets or fraction	EFEE d drawings CFR 1.52(e) thereof. Sec <u>Extra She</u> fication, \$ ng surcharg	is paid for, if greater than 3. exceed 100 sheets of p), the application size c 35 U.S.C. 41(a)(1)(C tets <u>Number of e</u> / 50 = 130 fee (no small enti	paper (excluding e fee due is \$250 (\$ i) and 37 CFR 1.1 ach additional 50 o (round up to a w ty discount) ordation Fee	125 for sma 6(s). r fraction th whole numbe	all entity) fo i <u>ereof</u> <u>Fe</u> r) x	r each additional 50 <u>e (\$)</u> <u>0</u> = <u>0</u> <u>Fees Paid (\$</u> <u>40.00</u>
4 - 3 or HP = HP = highest number of ind APPLICATION SIZE If the specification an listings under 37 (sheets or fraction the Total Sheets 46 - 100 = A. OTHER FEE(S) Non-English Specification Other (e.g., late film)	EFEE d drawings CFR 1.52(e) thereof. Sec <u>Extra She</u> fication, \$ ng surcharg	is paid for, if greater than 3. exceed 100 sheets of p), the application size c 35 U.S.C. 41(a)(1)(C tets <u>Number of e</u> / 50 = 130 fee (no small enti	paper (excluding e fee due is \$250 (\$ 6) and 37 CFR 1.1 ach additional 50 o (round up to a w ty discount)	125 for sma 6(s). r fraction th whole numbe	all entity) fo i <u>ereof</u> <u>Fe</u> r) x	r each additional 50 <u>e (\$)</u> = <u>Fee Paid (\$)</u> <u>0</u> = <u>0</u> <u>Fees Paid (\$)</u>

· •

20

This collection of information is required by 37 CFR 1.136. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 30 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce. P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.

UTILITY PATENT APPLICATION TRANSMITTAL (Only for new nonprovisional applications under 37 CFR 1.53(b)) APPLICATION ELEMENTS See MPEP chapter 600 concerning utility patent application content. Fee Transmittal Form (e.g., PTO/SB/17) (Submit an original and a duplicate for fee processing) Applicant claims small entity status. See 37 CFR 1.27. Specification [Total Pages_36_] Both the claims and abstract must start on a new page (For information on the preferred arrangement, see MPEP 608.01(a)) Drawing(s) (35 U.S.C. 113) [Total Sheets_10] Cath or Declaration [Total Sheets_2]	ACCOMPANYING APPLICATION PARTS			
PATENT APPLICATION TRANSMITTAL (Only for new nonprovisional applications under 37 CFR 1.53(b)) APPLICATION ELEMENTS See MPEP chapter 600 concerning utility patent application content. Fee Transmittal Form (e.g., PTO/SB/17) (Submit an original and a duplicate for fee processing) Applicant claims small entity status . See 37 CFR 1.27. Specification [Total Pages36] Both the claims and abstract must start on a new page (For information on the preferred arrangement, see MPEP 608.01(a)) Drawing(s) (35 U.S.C. 113) [Total Sheets10]	Pilst Inventor Power Optimization of Mixed-Signal System on an integrated Circuit Title Power Optimization of Mixed-Signal System on an integrated Circuit Express Mail Label No. ¹ / ₁ EV725284205 ADDRESS TO: P.O. Box 1450 ACCOMPANYING APPLICATION PARTS O 9. Assignment Papers (cover sheet & document(s)) O Name of Assignee O O 10. 37 CFR 3.73(b) Statement Power of			
Control for new nonprovisional applications under 37 CFR 1.53(b)) APPLICATION ELEMENTS See MPEP chapter 600 concerning utility patent application content. Fee Transmittal Form (e.g., PTO/SB/17) (Submit an original and a duplicate for fee processing) Applicant claims small entity status. See 37 CFR 1.27. Specification [Total Pages 36] Both the claims and abstract must start on a new page (For information on the preferred arrangement, see MPEP 608.01(a)) Drawing(s) (35 U.S.C. 113) [Total Sheets 10]	Title Integrated Circuit Express Mail Label No. ¹ I EV725284205 ADDRESS TO: P.O. Box 1450 ADDRESS TO: P.O. Box 1450 ACCOMPANYING APPLICATION PARTS O 9. Assignment Papers (cover sheet & document(s)) O Name of Assignee O O 1 10. 37 CFR 3.73(b) Statement Power of			
APPLICATION ELEMENTS See MPEP chapter 600 concerning utility patent application content. Fee Transmittal Form (e.g., PTO/SB/17) (Submit an original and a duplicate for fee processing) Applicant claims small entity status. See 37 CFR 1.27. Specification [Total Pages36] Both the claims and abstract must start on a new page (For information on the preferred arrangement, see MPEP 608.01(a)) Drawing(s) (35 U.S.C. 113) [Total Sheets10]	ADDRESS TO: P.O. Box 1450 Alexandria VA 22313-1450 ACCOMPANYING APPLICATION PARTS 9. Assignment Papers (cover sheet & document(s)) Name of Assignee 1 10. 37 CFR 3.73(b) Statement			
 See MPEP chapter 600 concerning utility patent application content. Fee Transmittal Form (e.g., PTO/SB/17) (Submit an original and a duplicate for fee processing) Applicant claims small entity status. See 37 CFR 1.27. Specification [Total Pages 36] Both the claims and abstract must start on a new page (For information on the preferred arrangement, see MPEP 608.01(a)) Drawing(s) (35 U.S.C. 113) [Total Sheets 10] 	Alexandria VA 22313-1450 ACCOMPANYING APPLICATION PARTS 9. Assignment Papers (cover sheet & document(s)) Name of Assignee 1 10. 37 CFR 3.73(b) Statement			
 (Submit an original and a duplicate for fee processing) Applicant claims small entity status. See 37 CFR 1.27. Specification [Total Pages 36] Both the claims and abstract must start on a new page (For information on the preferred arrangement, see MPEP 608.01(a)) Drawing(s) (35 U.S.C. 113) [Total Sheets 10] 	9. Assignment Papers (cover sheet & document(s)) Name of Assignee			
 Applicant claims small entity status. See 37 CFR 1.27. Specification [Total Pages_36] Both the claims and abstract must start on a new page (For information on the preferred arrangement, see MPEP 608.01(a)) Drawing(s) (35 U.S.C. 113) [Total Sheets 10] 	Name of Assignee □]			
Specification [Total Pages 36] Both the claims and abstract must start on a new page (For information on the preferred arrangement, see MPEP 608.01(a)) Drawing(s) (35 U.S.C. 113)]] 10. □ 37 CFR 3.73(b) Statement			
(For information on the preferred arrangement, see MPEP 608.01(a)) Drawing(s) (35 U.S.C. 113) [Total Sheets10				
	(wnen there is an assignee) Attorney			
a. ✓ Newly executed (original or copy) b. A copy from a prior application (37 CFR 1.63(d))				
(for continuation/divisional with Box 18 completed) i. DELETION OF INVENTOR(S)	11. English Translation Document (if applicable)			
Signed statement attached deleting inventor(s) name in the prior application, see 37 CFR 1.63(d)(2) and 1.33(b).	12. Information Disclosure Statement (PTO/SB/08 or PTO-144			
Application Data Sheet. See 37 CFR 1.76	13. Preliminary Amendment			
CD-ROM or CD-R in duplicate, large table or Computer Program (Appendix) Landscape Table on CD	14. Return Receipt Postcard (MPEP 503) (Should be specifically itemized)			
Nucleotide and/or Amino Acid Sequence Submission	15. Certified Copy of Priority Document(s) (if foreign priority is claimed)			
(if applicable, items a. – c. are required) a. Computer Readable Form (CRF)	16. Nonpublication Request under 35 U.S.C. 122(b)(2)(B)(i).			
b. Specification Sequence Listing on:	Applicant must attach form PTO/SB/35 or equivalent.			
i. CD-ROM or CD-R (2 copies); or ii. Paper	17. Other:			
c. Statements verifying identity of above copies	and supply the requisite information below and in the first sentence of the			
iff a CONTINUING APPLICATION, check appropriate box, a circiation following the title, or in an Application Data Sheet of				
Continuation Divisional	Continuation-in-part (CIP) of prior application No.:			
r application information: Examiner	Art Unit:			
19. CORRE	SPONDENCE ADDRESS			
The address associated with Customer Number:	34,399 OR Correspondence address below			
ne Kevin L. Smith				
dress P. O. Box 160727				
Austin S	tate TX Zip Code 78716			
untry US Telep	phone 972-772-8836 Fax 972-772-5033			
nature /Kevin L. Smith/	Date 3/11/05 Registration No. 20 con			

This collection of information is required by 37 CFR 1.53(b). The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.11 and 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450. *If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.*

.^

427		Ŷ			Appro	oved for use throug	PTO/SB/17 (12-04v2) h 07/31/2006. OMB 0651-0032
C Onder the Panerw	ork Reduction Act of 1995	o no persons are requi	red to res				
	Effective on 12/08/2	004.	40.10)		Co	mplete if Kno	wn
				Application Nun	nber		
			L	Filing Date			
	For FY 2	005		First Named Inv	ventor Ma	arcus W. May	
		500 27 CEP 1 27	,	Examiner Name	e		
			[Art Unit			
TOTAL AMOUN	T OF PAYMENT (\$) 740.00		Attorney Docke	t No. SI	G000124	
METHOD OF F	PAYMENT (check al	l that apply)					
Check	Credit Card	Money Order	Non	e 🗌 Other (j	please identi	fy):	
Deposit Ac	count Deposit Accourt	nt Number: <u>50-1415</u>	5	Deposit A	ccount Name	: Sigmatel, In	IC.
For the at	ove-identified deposit	account, the Directo	or is here	eby authorized to	: (check all	that apply)	
Ch:	arge fee(s) indicated b	elow		Charc	te fee(s) ind	dicated below, ex	cept for the filing fee
	arge any additional fee	(s) or underpaymen	its of fee	· · · · · · · · · · · · · · · · · · ·			
unc unc	der 37 CFR 1.16 and 1	.17			, ,	•	Provide credit card
FEE CALCUL	ATION						
1. BASIC FILIN				~			
	5		SEAR		EXAMIN		
		Fee (\$)	Fee (\$)		<u>Fee (\$)</u>		Fees Paid (\$)
Utility	300	150	500	250	200	100	500.00
Design	200	100	100	50	130	65	·····
Plant	200	100	300	150	160	80	
Reissue	300	150	500	250	600	300	
Provisional	200	100	0	0	0	0	······································
						<u>F</u> ee (\$)	Small Entity Fee (\$)
Each claim	over 20 (including F					50	25
		(including Reissu	es)				100
		ms Foo (\$)	Eac	Paid (\$)			180 Dependent Claims
							Fee Paid (\$)
		or, if greater than 20.	Fee	Paid (\$)		0	0
4 3	or HP = <u>1</u>		=				
	,	s paid for, if greater that	an 3.				
3. APPLICATION	ation and drawings	exceed 100 sheets	s of par	per (excluding)	electronic	ally filed seque	ence or computer
listings un	der 37 CFR 1.52(e)), the application	size fe	e due is \$250 (\$125 for s		
sheets or f	raction thereof. See	2 35 U.S.C. 41(a)	(1)(G) :	and 37 CFR 1.	16(s). or fraction	thereof Fee	e (\$) Fee Paid (\$)
		/ 50 =	oreac				$\frac{1}{0} = 0$
		120 6 (1			Fees Paid (\$)
Non-English Specification, \$130 fee (no small entity discount)							40.00
Outer (e.g.,	rate ming surendry	-1- Assignment	Record				40.00
SUBMITTED BY							
				Ponistration Ma		I	
Signature	/Kevin L. Smith/			Registration No. (Attorney/Agent)	38,620	Telepho	one 972-772-8836
	Conder the Pagenov Conder the Pagenov Construction Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Check Che	Ender the Paperwork Reduction Act of 1994 Effective on 12/08/2 Fees pursuant to the Consolidated Appropriate FEEE TRAANS FOR FY 2 Applicant claims small entity status TOTAL AMOUNT OF PAYMENT (\$) METHOD OF PAYMENT (check all Check Credit Card Check Credit Card Check Credit Card Charge any additional fee WARNING: Information on this form may b Information and authorization on PTO-2038 FEE CALCULATION 1. BASIC FILING, SEARCH, AND FILING Application Type Fee (S) Utility 300 Design 200 Plant 200 Reissue 300 Provisional 200 2. EXCESS CLAIM FEES Fee Description Each claim over 20 (including Fe Each independent claims Total Claims Extra Claim	Ender the Pagerwork Reduction Act of 1995 no persons are remained to the Consolidated Appropriations Act, 2005 (H.R.) FEEE TRANSMITTA FOR FY 2005 Applicant claims small entity status. See 37 CFR 1.27 TOTAL AMOUNT OF PAYMENT (\$) 740.00 METHOD OF PAYMENT (\$) Check Credit Card Money Order (\$) Check Credit Card Money Order (\$) Charge fee(s) indicated below Person Charge fee(s) Information on this form may become public. Credit information and authorization on PTO-2038. FEE CALCULATION 1. BASIC FILING, SEARCH, AND EXAMINATION FILING FEES Application Type Fee(\$) Application over 20 (including Reissues) Each claim over 20 (including Reissues) Each claim over 20 (including Reissues) <td< td=""><td>Condent the Panetwork Reduction Act of 1995 no nersons are renuired to realize pursuant to the Consolidated Appropriations Act, 2005 (H.R. 4818). FEE TRANSMITTAL For FY 2005</td><td>U.S. Patent U.S. Patent Description 10 a Odder U.S. Patent Patent Patent Patent Patent Patent Patent Patent Patent Patent U.S. Patent Paten</td><td>US. Patent and Tradeer US. Patent and Tradeer Desource of the Consolidated Appropriates previous Act. 2005 (H.R. 4818). FEE TRANSSMITTAL For FY 2005 Application Number Filing Date Filing Case Additional Second Number Filing Case Additional Second Number Second Parvison Date Case Additional Second Number Filing Case Additional Second N</td><td>Approved for use throug U.S. Patter and Trademark Office: U.S. D With the Parameter Reduction Act of 1905 no nences are remained to reasoned to a collection of information of the Consolidated Approximation State (2005) Complete if Kno Person summation the Consolidated Approximations Act, 2005 (H.R. 4919). Person private Approximation Act, 2005 (H.R. 4919). Private Approximation Act, 2006 (H.R. 4919). Private Approximation Act, 2007 (H.R. 4919). Private Approximation Approximation Act, 2007 (H.R. 4919). Private Appriva</td></td<>	Condent the Panetwork Reduction Act of 1995 no nersons are renuired to realize pursuant to the Consolidated Appropriations Act, 2005 (H.R. 4818). FEE TRANSMITTAL For FY 2005	U.S. Patent U.S. Patent Description 10 a Odder U.S. Patent Patent Patent Patent Patent Patent Patent Patent Patent Patent U.S. Patent Paten	US. Patent and Tradeer US. Patent and Tradeer Desource of the Consolidated Appropriates previous Act. 2005 (H.R. 4818). FEE TRANSSMITTAL For FY 2005 Application Number Filing Date Filing Case Additional Second Number Filing Case Additional Second Number Second Parvison Date Case Additional Second Number Filing Case Additional Second N	Approved for use throug U.S. Patter and Trademark Office: U.S. D With the Parameter Reduction Act of 1905 no nences are remained to reasoned to a collection of information of the Consolidated Approximation State (2005) Complete if Kno Person summation the Consolidated Approximations Act, 2005 (H.R. 4919). Person private Approximation Act, 2005 (H.R. 4919). Private Approximation Act, 2006 (H.R. 4919). Private Approximation Act, 2007 (H.R. 4919). Private Approximation Approximation Act, 2007 (H.R. 4919). Private Appriva

·: 20

This collection of information is required by 37 CFR 1.136. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 30 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.

POWER OPTIMIZATION OF A MIXED-SIGNAL SYSTEM ON AN INTEGRATED CIRCUIT

TECHNICAL FIELD

[0001] This invention relates generally to portable electronic equipment and more particularly to a sensing digital and analog parameters of an integrated circuit to provide power supply optimization.

BACKGROUND

[0002] As is known, integrated circuits are used in a wide variety of electronic equipment, including portable, or handheld, devices. Such handheld devices include personal digital assistants (PDA), CD players, MP3 players, DVD players, AM/FM radio, a pager, cellular telephones, computer memory extension (commonly referred to as a thumb drive), etc. These handheld devices include one or more integrated circuits to provide the functionality of the device. For example, a thumb drive may include an integrated circuit for interfacing with a computer (for example, personal computer, laptop, server, workstation, etc.) via one of the ports of the computer (for example, Universal Serial Bus, parallel port, etc.) and at least one other memory integrated circuit (for example, flash memory). As such, when the thumb drive is coupled to a computer, data can be read from and written to the memory of the thumb drive. Accordingly, a user may store personalized information (for example, presentations, Internet access account information, etc.) on his/her thumb drive and use any computer to access the information.

[0003] As another example, an MP3 player may include multiple integrated circuits to support the storage and playback of digitally formatted audio (that is, formatted in accordance with the MP3 specification). As is known, one integrated circuit may be used for interfacing with a computer, another integrated circuit for generating a power supply voltage, another for processing the storage and/or playback of the digitally formatted audio data, and still another for rendering the playback of the digitally formatted audio.

[0004] Integrated circuit technology has led to a plethora of handheld devices; however, to be "wired" in today's electronic world, multiple handheld devices would be needed.

I

For example, one may own a cellular telephone for cellular telephone service, a PDA for scheduling, address book, etc., one or more thumb drives for extended memory functionality, an MP3 player for storage and/or playback of digitally recorded music, a radio, etc. Thus, even though a single handheld device may be relatively small, carrying multiple handheld devices on one's person can become quite burdensome.

[0005] Such handheld devices use a battery (or batteries) to supply power to the circuitry of the device. The greater the circuit power consumption, the shorter the battery life (that is, the length of time a device can be operated before having to replace or charge the battery).

[0006] With the goal of extending battery lifespan for portable devices, various techniques had been used. One technique has been to turn off circuitry that is not needed to support the present function and to put the device in a "sleep" mode when the entire device is not in use.

[0007] Another technique is related to improvements in integrated circuit fabrication that allows for smaller devices to be developed and to be operated at lower voltages, thus consuming less power. For example, 0.18 micron Complementary Metal Oxide Semiconductor ("CMOS") integrated circuit technology is currently the most accepted process, which uses supply voltages of 1.8 volts. Several years ago, however, 0.35 micron and 0.50 micron CMOS integrated circuit technologies were the prevalent processes, which could use supply voltages of about 3.3 volts. In the near future, 0.10 and 0.13 micron CMOS integrated circuit technology will likely become the technology of choice because of lower supply voltages of about 1.0 volts.

[0008] While these design techniques worked to reduce power consumption generally, they had been designed assuming the worst-case operation of an integrated circuit. As such, integrated circuit circuits would be consuming more power than needed because the power reducing techniques were under a worst-case assumption and not individually optimized on a chip-by-chip basis.

[0009] Generally, digital components and analog components are operated under different processes, techniques, or parameters for their desired functional results. Because digital component operation is based on clock speed, and analog component operation is based on bias factors such as threshold voltage, different operational parameters or conditions may be more favorable for one over the other. For example, lower operational temperatures raise the threshold voltage level for analog components, affecting signal performance, while favorable for digital component operation. Conversely, higher operational temperatures lower the threshold voltage level for analog components, while slowing digital gate response for digital components. Accordingly, power consumption considerations for each type of component would differ.

[0010] Therefore, a need exists for an integrated circuit that provides multiple functions through mixed-signal operation and architectures for handheld devices with appropriate optimized power-consumption and with a minimal requirement of external components.

SUMMARY

[0011] Provided is a method and apparatus for conserving power of a system-on-a-chip having analog circuitry. An aspect is a method and apparatus for increasing the power supply efficiency of an integrated circuit, by determining an analog variation parameter that is representative of an integrated circuit fabrication process variance of the integrated circuit. An operational temperature is determined, where the operational temperature is associated with the analog variation parameter. With the analog variation parameter and the operational temperature, an adjustment signal is determined for a power supply level of the integrated circuit, such that power consumption of the integrated circuit is optimized.

[0012] A further aspect involves determining a digital variation parameter, and determining the adjustment signal based on the digital variation parameter and the analog variation parameter with respect to the operational temperature. The digital variation parameter is determined by using a speed sensing technique, which begins by measuring the processing speed of at least a portion of an integrated circuit ("IC") to produce measured processing speed. The portion of the IC may be a test circuit, a critical path of the IC, and/or a replica of the critical path of the IC. The processing speed for the at least a portion of the integrated circuit. The processing speed for the at least a portion of the integrated circuit. The processing then continues by adjusting supply voltage to the integrated circuit to reduce power consumption of the integrated circuit when the measured processing speed compares favorably to the critical processing speed.

[0013] With such a method and apparatus, power consumption is optimized on an IC-by-IC basis, as well as over time.

DESCRIPTION OF THE DRAWINGS

[0014] Figure 1 is a schematic block diagram of a multiple function battery operated device that includes a battery-optimized system-on-a-chip in accordance with the present invention;

[0015] Figure 2 is a schematic block diagram of another multiple function battery operated device that includes a battery-optimized system-on-a-chip in accordance with the present invention;

[0016] Figure 3 is a schematic block diagram of a power conserving circuit in accordance with the present invention;

[0017] Figure 4 is a graph of supply voltage versus transistor speed in accordance with the present invention;

[0018] Figure 5 is a graph of integrated circuit power consumption versus supply voltage in accordance with the present invention;

[0019] Figure 6 is a logic diagram of a method for conserving power in accordance with the digital circuitry in accordance with the present invention;

[0020] Figure 7a is a schematic of a process sensing channel in accordance with the present invention;

[0021] Figure 7b illustrates a graph that plots interrelationships of fabrication parameter corners versus headroom voltage in accordance with the present invention;

[0022] Figure 8 is a schematic block diagram of an analog power conservation circuit in accordance with the present invention;

[0023] Figure 9 is a schematic diagram of the operational temperature sensor in accordance with the present invention;

[0024] Figure 10 is a graph of current versus temperature that illustrates the operation of the operational temperature sensor of Figure 9;

DOCKET NO. SIG000124

[0025] Figure 11 is a schematic block diagram of a power conserving circuit having a first component for assessing power conservation for a digital circuit, and a second component for assessing power conservation for an analog circuit in accordance with the present invention; and

[0026] Figures 12a, 12b, and 12c are a logic diagram for a method for conserving power for a mixed signal integrated circuit in accordance with the present invention.

DETAILED DESCRIPTION

[0027] Figure 1 is a schematic block diagram of a multiple function battery operated device 10 that includes a battery-optimized system-on-a-chip 12, a battery 14, an inductor 16, a display 18, a connector 20, and an input device 22. The multiple function battery operated device 10 may also be referred to as a handheld device. The connector 20 provides coupling between the battery-optimized system-on-a-chip 12 and external sources 34, which may be a host computer 36, a video decoder 38, a memory stick 40, a wireless modem 42, a camcorder image sensor 44. The battery-optimized system-on-a-chip 12 includes a multimedia module 24, a high-speed interface 28, a processing module 30, on-chip memory 32, and an on-chip DC-to-DC converter 26. In general, the multiple function battery operated device 10 may be, but is not limited to, an MP3 player/recorder, a thumb drive memory extension, a digital camera, a digital camcorder, a DVD player/recorder, video conferencing device, a personal digital assistant ("PDA"), a radio, a television, and/or a CD player/recorder.

[0028] The DC-to-DC converter 26 is operably coupled to the battery 14 and inductor 16 to produce at least one supply voltage (V_{DD}). In general, the DC-to-DC converter may be a buck converter, a boost converter, a fly-back converter, a half bridge converter, and/or a full bridge converter. Note that the DC-to-DC converter can also be an inductor-less configuration including a linear regulator and/or a switched-capacitor regulator. In one embodiment, the DC-to-DC converter is a boost converter that includes a sink transistor, at least one load transistor, and regulation circuitry. The regulation circuitry monitors the supply voltage (V_{DD}) with respect to a reference voltage and produces therefrom a regulation signal. The regulation signal, in one phase, enables the sink transistor to build up energy in the inductor to the supply voltage. The DC-to-DC converter 26 may be constructed in accordance with the teaching of U.S. Patent 6,204,651, entitled METHOD AND APPARATUS FOR REGULATING A DC VOLTAGE, which is hereby incorporated by reference, and provides the supply voltage the processing module 30, the on-chip memory 32, the high-speed interface 28, and/or the multimedia module 24. The

DC-to-DC converter 26 may also provide the supply voltage off-chip to power the display 18 and/or the input device 22.

[0029] The high-speed interface 28 is operably coupled to bus 25 within the system-on-achip 12 and externally via the connector 20. As such, the high-speed interface 28, which may be a universal serial bus ("USB") interface, a serial-to-deserial interface, or parallel interface, provides connectivity between one or more external sources 34 and the systemon-a-chip 12. For example, the host computer 36, which may be a personal computer, laptop, workstation, etc., provides digitized audio (for example, an MP3 file, WMA -Windows Media Architecture-, MP3 PRO, Ogg Vorbis, AAC - Advanced Audio Coding, a CD file, etc.) and/or digitized video signals (for example, an MPEG (motion picture expert group) file, a JPEG (joint photographic expert group) file, a DVD file, a video graphics file, a text file, etc.) to the high-speed interface 28. The high-speed interface 28 converts the format of the received data into a generic format of the system-on-a-chip, which is based on the type of processing module 30 and/or the type of on-chip memory 32.

[0030] The high-speed interface then provides the generic formatted data to the processing module 30, the on-chip memory 32, and/or the multimedia module 24. For instance, the digitalized audio and/or video data may be stored in the on-chip memory 32 for later playback, where the processing module 30 controls the storing of the data via a multimedia application 46. Note that processing module 30 may be a single processing device or a plurality of processing devices. Such a processing device may be a microprocessor, micro-controller, digital signal processor, microcomputer, central processing unit, field programmable gate array, programmable logic device, state machine, logic circuitry, analog circuitry, digital circuitry, and/or any device that manipulates signals (analog and/or digital) based on operational instructions.

[0031] The on-chip memory 32 may be a single memory device or a plurality of memory devices. Such a memory device may be a read-only memory, random access memory, volatile memory, non-volatile memory, static memory, dynamic memory, flash memory, cache memory, and/or any device that stores digital information. Note that when the

DOCKET NO. SIG000124

processing module 30 implements one or more of its functions via a state machine, analog circuitry, digital circuitry, and/or logic circuitry, the memory storing the corresponding operational instructions may be embedded within, or external to, the circuitry comprising the state machine, analog circuitry, digital circuitry, and/or logic circuitry. The memory 32 stores, and the processing module 30 executes, operational instructions corresponding to multimedia applications 46 that include, but are not limited to audio playback, audio record, video playback, video record, storing text, displaying text, storing video graphics, file system transfer, and/or displaying video graphics.

[0032] The data that is stored in the on-chip memory 32 may be subsequently retrieved under the control of the processing module 30 while executing a multimedia application 46 to render the data audible and/or visible. In this instance, the processing module 30 causes the data to be retrieved from the on-chip memory 32 and to be provided to the multimedia module 24. The multimedia module 24 processes the data to produce rendered output data 52, which may include analog audio signals, digital audio signals, analog video signals, digital video signals, text, and/or video graphics, and provides the rendered output data 52 to the display 18. The display 18, which may be a headphone jack, a speaker or speakers, a Liquid Crystal Display ("LCD") video graphics display, an electro-luminance backlight video graphics display, etc., converts the rendered output data 52 into audible and/or visual information.

[0033] In other examples, the high-speed interface 28 may exchange audio data, video data, video graphics data, and/or text data with the video decoder 38, the memory stick 40, the wireless modem 42, and/or the camcorder image sensor 44. As such, the multiple function battery operated device 10 may function as a portable MP3 player/recorder, a personal DVD player/recorder, a personal CD player/recorder, etc.

[0034] The multimedia module 24 may also receive input signals 54 from the input device 22, which may be a microphone, a keypad, a video capture device (for example, a digital camera or a digital camcorder), etc. Such input signals 54 may be video signals, audio signals, video graphics signals, and/or text signals. Upon receiving the input signals 54, the multimedia module 24, in conjunction with the processing module 30

DOCKET NO. SIG000124

executing a multimedia application, converts the input signals 54 into the generic digital format of the system-on-a-chip for storage in the on-chip memory or for providing to an external source via the high-speed interface 28.

[0035] As one of average skill in the art will appreciate, the system-on-a-chip may include a memory interface operably coupled to the bus 25, which is coupled to a flash memory, or the like, to extend the memory of the battery operated device 10. As such, in one embodiment, all of the video, video graphics, text, and/or audio data is stored in the on-chip memory and in another embodiment, the video, video graphics, text, and/or audio data is at least partially stored off-chip in the external memory and retrieved when needed.

[0036] As one of average skill in the art will further appreciate, when the battery operated, or handheld, device 10 is not coupled to the host device, (that is, it is in a battery powered mode) the processing module 30 executes a multimedia application 46 to detect the disconnection and to place the handheld device in a battery operation mode. In the battery operation mode, the processing module 30 retrieves, and subsequently executes, a set of operational instructions from the on-chip memory 32 to support the battery operational mode. For example, the battery operational mode may correspond to MP3 file playback, digital dictaphone recording, MPEG file playback, JPEG file playback, text messaging display, cellular telephone functionality, and/or AM/FM radio reception.

[0037] As one of average skill in the art will still further appreciate, due to the comprehensiveness of the system-on-a-chip 12, the battery-operated device 10 requires minimal additional components, thus reducing cost and complexity of the resulting device 10. Further, by including battery-optimizing techniques, the system-on-a-chip optimally consumes power to fully extend the life of the battery.

[0038] Figure 2 is a schematic block diagram of another multiple function battery operated device 60 that includes a battery-optimized system-on-a-chip 62, a plurality of external memories 86, the battery 14, an external power source 68, a video and/or text

display 78, a headphone jack 74, speaker(s) 76, a microphone 84, a keypad 82, and a video capture device 80.

[0039] The battery-optimized system-on-a-chip 62 includes a plurality of high-speed interfaces 28, a plurality of memory interfaces 64, a plurality of processing modules 30, the DC-to-DC converter 26, a battery charger 66, the on-chip memory 32, the multimedia module 24, a power conserving circuit 250 providing an adjust signal 252 (which will be described in greater detail with reference to Figures 3 through 12), and an electroluminance backlighting drive circuitry 70. The multimedia module 24 includes a capacitor-less headphone driver 72. The on-chip memory 32 includes random access memory ("RAM") 90 and read only memory ("ROM") 88.

[0040] The plurality of high-speed interfaces 28-1 through 28-*n* allow the system-on-achip 62 to be simultaneously coupled to multiple external sources 34. The high-speed interfaces may utilize the same or different interface protocols. For example, all of the high-speed interfaces 28 may utilize a USB interface protocol, an Ethernet interface protocol, a fire-wire interface protocol, a serial/deserial interface protocol, etc. Alternatively, each high-speed interface 28-1 through 28-*n* may use a different interface protocol. For instance, high-speed interface 28-1 may support a USB interface, highspeed interface 28-2 may support Ethernet, and high-speed interface 28-*n* may support a fire-wire interface. One or more of the processing modules 30-1 through 30-*n* coordinates and arbitrates the high-speed interfaces 28 access to the bus 25.

[0041] The plurality of memory interfaces 64-1 through 64-*n* allow the system-on-a-chip 62 to be coupled to a plurality of external memory devices 86-1 through 86-*n*. The external memory devices 86-1 through 86-*n* may be NAND flash memory devices, NOR flash memory devices, and/or any other type of random access memory devices or read only memory devices.

[0042] While executing one or more multimedia applications, one or more of the processing modules 30 coordinates the reading and/or writing of multimedia data to and from the external memory devices 86. For instance, one of the external memory devices 86 may store MP3 files for subsequent playback, another external memory device 86,

11

DOCKET NO. SIG000124

may store video files (for example, MPEG, JPEG, etc.) for subsequent playback, and another external memory device may store text and/or video graphics relating to operation of the device 60 and/or related to inputted data via the keypad 82, the video capture device 80, and/or one of the external sources 34 (*see* Figure 1).

[0043] Each of the external memory devices 86 may or may not be compliant with a memory interface standard. As such, the memory interfaces 64 include a flexible topology to accommodate the various types of external memory devices 86 that may be coupled to the system-on-a-chip 62. For a detailed discussion of the functionality of the memory interfaces 64 refer to U.S. patent application entitled FLEXIBLE MEMORY INTERFACE SYSTEM, having serial no. 10/865,585 and a filing date of June 10, 2004, which is hereby incorporated by reference.

[0044] The multimedia module 24 is operably coupled to receive input signals 54 from a microphone 84, a keypad 82, and/or a video capture device 80. The video capture device 80 may be a digital camera and/or a digital camcorder that supplies MPEG files, JPEG files, and/or other standardized format for still and/or motion digital images. The multimedia module 24 receives the digital video images from the video capture device 80 and either converts them into the generic format of the system-on-a-chip to produce generic video that are stored either in the on-chip memory 32 and/or in the external memory 86 or provides the digital video images to the bus 25 for storage in the on-chip memory 32 and/or in the external memory 86. One or more of the processing modules 30 coordinates the storing of the digital video images and whether the data will be converted to the generic format or not. The generic format may involve portioning packets of the video image into data words of a size corresponding to the bus width of the processing modules 30, storage word size of the on-chip or off-chip memory, and/or of the bus width of the bus 25.

[0045] The multimedia module 24 is also coupled to receive input signals 54 from the keypad 82. The keypad 82 may be a touch screen pad, a keyboard, voice recognition module, and/or any device that produces text messages. The multimedia module 24 receives the text messages from the keypad 82 and either processes them for display on

the video and/or text display 78 or for storage in the RAM 90 and/or in the external memory 86. The processing of the text message may involve routing it to the video and/or text display 78, converting it to the generic format for storing in the RAM 90 or the external memory 86, or rendering it for display (that is, converting text information into pixel information).

[0046] The multimedia module 24 is further coupled to receive input signals 54 from the microphone 84. The multimedia module 24 converts the analog audio input signals from the microphone 84 into digital audio input signals using an encoding scheme, such as pulse code modulation ("PCM"). The multimedia module 24 provides the digital audio signals to the RAM 90 and/or the external memory 86 for storage under the control of the processing module 30, which is executing an audio recording multimedia application 46. Accordingly, in this mode, the multiple function battery operated device 60 may function as a dictaphone.

[0047] The multimedia module 24 is operably coupled to provide analog audio signals to the speaker(s) 76 and/or to the headphone jack 74. The multimedia module 24 may generate the analog audio signals by performing a PCM decoding of digital audio signals stored in the on-chip memory 32 and/or stored in the external memory 86. The multimedia module 24 includes a driver, or multiple drivers, to supply the analog audio signals to the speaker(s) 76. The multimedia module 24 also includes the capacitor-less headphone driver 72 to supply the analog audio signals to the headphone jack. The capacitor-less headphone driver 72 reduces the number of external components by eliminating the need for coupling capacitors from the on-chip drivers to the headphone jack, wherein the coupling capacitors enabled level shifting of the analog audio signals from the driver level of 0.9-volts (for example, an alternating current ("AC") ground for the left channel and right channel drivers) to 0-volts for the headphones. By reducing the number of required external components, the cost of producing a multiple function battery operated device 60 is reduced without sacrificing features and/or functionality.

[0048] The multimedia module 24 is further coupled to the video and/or text display 78, which may be an electro-luminance backlight display, an LCD display, or any other type

of display that displays text, video graphics, and/or video images (still or motion). The multimedia module 24 receives digital video data from the on-chip memory and/or an external memory 86 under the control of the processing module 30, which is executing a text and/or video playback multimedia application. Upon receiving the digital video data, the multimedia module 24 converts it into pixel information (for example, RGB, YUV, YCrCb, etc.), which is provided to the video an/or text display 78.

[0049] If the display 78 is an electro-luminance backlight display, the system-on-a-chip includes the electro-luminance backlighting drive circuitry 70. In general, the electro-luminance backlighting drive circuitry 70 provides the control signals for the power transistors of the electro-luminance backlight display, thus eliminating the need for an extra integrated circuit to generate the control signals. By eliminating the need for an extra integrated circuit, the cost of producing a multiple function battery operated device 60 is reduced without sacrificing features and/or functionality.

[0050] The battery charger 66 is operably coupled to charge the battery 14 when the external source 68 is coupled to the device 10. The external source 68 may be a 5 volt supply that is received via a USB connection to a host computer or other external source having a USB connection. The details of the battery charger 66 are described in U.S. patent application entitled METHOD AND APPARATUS TO PERFORM BATTERY CHARGING USING A DC-DC CONVERTER CIRCUIT, having serial no. 10/675,116, and a filing date of September 30, 2003, and U.S. patent application entitled OVERVOLTAGE AND BACKFLOW CURRENT PROTECTION FOR A BATTERY CHARGER, having serial no. 10/675,101, and having filing date September 30, 2003, both of which are hereby incorporated by reference.

[0051] Each of the processing modules 30-1 through 30-*n* may be a single processing device or a plurality of processing devices. Such a processing device may be a microprocessor, micro-controller, digital signal processor, microcomputer, central processing unit, field programmable gate array, programmable logic device, state machine, logic circuitry, analog circuitry, digital circuitry, and/or any device that manipulates signals (analog and/or digital) based on operational instructions. Further,

each of the processing modules may be performing separate multimedia applications and/or co-process a single multimedia application. Such multimedia applications 46 include, but are not limited to, audio playback, audio record, video playback, video record, storing text, displaying text, storing video graphics, file system transfer, and/or displaying video graphics.

[0052] The on-chip memory 32 is shown to include ROM 88 and RAM 90. The ROM 88 may store a boot algorithm to initiate the battery-optimized system-on-a-chip 62, video graphics data, and/or any other system level data that should not be overwritten. The RAM 90 may be used as a first and/or second level cache memory for the processing modules 30 and may range from a few hundred kilobits to several hundreds megabits of storage capacity.

[0053] Figure 3 is a schematic block diagram of a digital power conserving circuit 92 of a power conservation unit 250 (*see* Figure 2) that includes a portion of an IC 100, a sensing circuit 102, and a comparator 116. The portion of the IC 100 may be a speed test circuit (for example, a plurality of gates interoperably coupled, an adder, a multiplier, ring oscillator, etc.), a critical path within the IC (for example, the path in the IC have the greatest amount of delay), and/or a replica of the critical path within the IC. The power conserving circuit 92 is provided through power conserving circuit 250, shown in Figure 2.

[0054] In operation, the portion of the IC 100 receives a test input 106, which may be a single bit of data, an enable signal, and/or multiple bits of data having a known pattern. The sensing circuit 102 determines when the portion of the IC 100 receives the test input 106 with respect to a known clock 104. The sensing circuit 102 monitors the output of the portion of the IC 100 to determine when the test output 108 is produced. When the test output 108 is detected, the sensing circuit 102 determines the number of cycles of the known clock 104 that has passed between the portion of the IC 100 receiving the test input 106 and it producing the test output 108 to produce a count value. Alternatively, the sensing circuit 102 counts the number of iterations of performing the function during

a clock cycle (for example, how many oscillations of a ring oscillator occur during a clock cycle) to determine a count value.

[0055] The sensing circuit 102 converts the count value into a measured processing speed 110 of the portion of the IC 100. For example, if the test circuit is a ring oscillator, that is, a plurality of inverters coupled in cascaded fashion, the rise and fall times can be determined based on the number of iterations in a clock cycle, where the rise and fall times can be used to determine the processing speed. The comparator 116 compares the measured processing speed 110 with a critical processing speed 112 to determine whether the supply voltage can be adjusted 114 and by how much. In general, the critical processing speed 112 corresponds to the time during which the portion of the IC must perform its function in order to avoid a timing error in the system-on-a-chip. If the measured processing time is less than the critical processing time, the supply voltage may be decreased, which slows the processing speed of the portion of the IC 100 but also reduces power consumption of the IC. This is graphically illustrated in Figures 4 and 5.

[0056] Figure 4 illustrates a graph that plots supply voltage versus transistor speed, which is a key factor in determining the speed of the portion of the IC 100. As shown, from IC to IC and/or over temperature, the transistor speed with respect to supply voltage will vary. Ideally, it is desired to set the supply voltage such that the speed of the transistor (for example, rise and fall times) is at the critical speed or slightly above the critical speed. As shown, however, the speed to supply voltage may vary from IC to IC and within the same IC as the operating temperature of the IC changes. For instance, many ICs will have the nominal temperature, while a few will experience the minimum temperature, and a few will experience the maximum temperature. Without the power conserving circuit 92 (see Figure 3), the supply voltage for all of the all ICs in this lot and in other lots would have to be set to handle the worst-case condition, where the critical processing speed is only achieved with a maximum supply voltage. As such, even though most of the ICs have a better speed to supply voltage ratio, they are operated based on the worst-case condition. Thus, they consume more power than necessary to perform their specific function since IC power consumption increases non-linearly as the supply voltage increases as shown in Figure 5.

DOCKET NO. SIG000124

[0057] The power conserving circuit 92 provides an adjust signal 114 for a supply voltage on a chip-by-chip basis such that the speed of a transistor is maintained at a rate just above the critical speed. Thus, some ICs will require the supply voltage to be set at or near the maximum level, some ICs will be able to have the supply voltage set at or near the minimum level, while most will have the supply voltage set somewhere between the maximum and minimum values. Accordingly, by lowering the supply voltage for an individual IC, the power consumption for the IC is minimized.

[0058] Figure 6 is a logic diagram of a method for conserving power of a system-on-achip that begins at step 120 where processing speed of at least a portion of an integrated circuit is measured to produce measured processing speed. The at least a portion of the integrated circuit includes a speed test circuit, a critical path of the integrated circuit, and/or a replicated circuit of the critical path of the integrated circuit. The measuring of the processing speed may be done as shown in steps 130 through 134. At step 130, the at least a portion of the integrated circuit performs a function, which may be, but is not limited to, an add function, a delay line function, a ring oscillation function, a memory retrieval function, and/or a multiplication function. The process then proceeds to step 132 where a number of cycles of a known clock are counted during the performing of function by the at least a portion of the integrated circuit or the number of iterations, or repetitions, of performing the function during a clock cycle to produce a count value. The process then proceeds to step 134 where the count value is equated to the processing speed.

[0059] Returning to the main path of the logic diagram, the process continues at step 122 where the measured processing speed is compared with a critical processing speed for the at least a portion of the integrated circuit. The process then proceeds to step 124 where a determination is made as to whether the comparison was favorable. If not, the process proceeds to step 126 where the supply voltage is maintained at its current setting, which initially may be set at its maximum value.

[0060] If the measured processing speed compared favorably to the critical processing speed, the process proceeds to step 128 where the supply voltage to the integrated circuit

is adjusted to reduce power consumption of the integrated circuit. In one embodiment, the adjusting of the supply voltage may be done by determining a ratio between the measured processing speed and the critical processing speed and proportionally adjusting the supply voltage based on the ratio. In another embodiment, the adjusting of the supply voltage may be done by adjusting the feedback of the supply voltage for regulation of an on-chip DC-to-DC converter that produces the supply voltage, or adjusting a reference voltage used for regulation of the on-chip DC-to-DC converter that produces the supply voltage. As one of average skill in the art will appreciate, the measuring, comparing, and adjusting to update the supply voltage may be periodically performed.

[0061] Figure 7a is a schematic diagram illustrating a process sensing channel 200 for measurement or assessment of an analog variation parameter of a portion of an IC 100 resulting from various fabrication parameters – that is, providing the ability to account for fabrication variations autonomously through the lifespan of the device. It is noted that the portions of an IC referred to herein are not to be construed as being the same, but may be other locations on the totality of the integrated circuit, and that the term "portion," as used, is to refer to something less than the entirety of the integrated circuit.

[0062] A suitable value used for assessing the analog variation parameter is the threshold voltage Vt of the IC. As shown, a diode-type field effect transistor ("FET") 202 with a known-current source 204 provides a measurement node 206, which allows measurement of the voltage of the diode-configured FET 202. This diod-type configuration can be implemented with *n* and *p*-type devices. The analog variation parameter is assessed by measuring the gate voltage of the transistor 202 at a point where a specific small drain current flows. An operational temperature is determined that is associated with the analog variation parameter (as discussed later in detail).

[0063] Accordingly, by assessing the analog variation parameter for the IC, the headroom voltage relating to the IC 100 is "sensed." This information regarding the analog circuitry headroom can be used in determining an adjust V_{DD} signal 252 (*see* Figure 2). The term "headroom voltage" is understood to be the available signal swing in analog circuitry before a performance loss becomes unacceptable, such as in signal

DOCKET NO. SIG000124

distortion via signal size, signal quality, etc. The AV_{DD} adjust signal 218 provides a mechanism for adjustment of the DC-to-DC converter 26. In this manner, the external power source 68 is optimized, thereby extending the useful lifespan of a power source to service the multiple function battery operated device 10 of Figure 1 or the multiple function battery operated device 2.

[0064] Figure 7b illustrates a graph that plots interrelationships of fabrication parameter corners versus headroom voltage. The illustration is general in nature, and is set forth to convey the interrelationships that are represented by the analog variation parameter for assessing the magnitude of available headroom voltage. The fabrication parameter corners generally having greater influence on device operation are generally poly sheet ρ and temperature T (through the Vt voltage). The operational temperature T and voltage V_{DD} are conditional on the operational environment of the device 10 (*see* Figure 1) or of the device 60 (*see* Figure 2).

[0065] The analog circuitry operates within a headroom voltage, represented as the voltage between the gate and source terminals of the diode-type FET 202. With respect to the graph of Figure 7b, the gate length L, generally does not affect the headroom voltage of the analog devices when long L devices are used. Accordingly, whether the length L is 1, or 1.1, the degree of influence to the headroom voltage is minimized in view of other factors having greater influence to the headroom voltage.

[0066] The absolute value of the threshold voltage |Vt|, as discussed above, is a fabrication process corner. As an example, presume a fabrication process has the capability of providing an IC with an absolute threshold voltage value |Vt| being 0.4 volts \pm 0.1 volts. If the resulting value of |Vt| is at the higher range (as a result of fabrication or environmental influences such as temperature), then the transistor turns "on" at 0.5 volts instead of the 0.4 volt value. The higher the threshold voltage |Vt|, then the smaller range the drain voltage has to "swing." Also, as the threshold voltage value |Vt| increases, the available headroom voltage decreases. In other words, if an analog device can be fabricated on an integrated circuit having a lower threshold voltage |Vt|, then a higher headroom voltage is achievable.

[0067] As shown, poly sheet ρ is inversely proportional to the device bias current. Poly sheet ρ is the sheet resistance of poly silicon in units of ohms-per-square. Poly sheet is used for several things in an integrated circuit fabrication process, including resistor applications. Bias currents to the analog circuits of an integrated circuit are typically the band-gap voltage divided by a poly resistor. That is, the current *I* equals the band-gap voltage divided by a resistance R, where resistance R is poly sheet ρ times length divided by width. The bias currents are inversely proportional to poly sheet ρ . The relationship to the headroom voltage for the analog circuitry is that increase bias currents in turn can limit the headroom voltage.

[0068] Though the poly sheet ρ parameter does not have a large influence to the performance of the digital circuits of an integrated circuit, it does affect the headroom voltage for analog operation. Accordingly, if poly sheet ρ is low, there is more current, and the biasing of each device is larger, diminishing the headroom voltage.

[0069] With the operational temperature T, the absolute value of the threshold voltage |Vt| trends downward as the as the operational temperature T increases. The opposite effect results as the operational temperature T decreases, causing the absolute value of the threshold voltage |Vt| to increase. Thus, for low temperature, a higher threshold voltage |Vt| results, leaving less capacity for headroom voltage.

[0070] Figure 8 is a schematic block diagram of an analog power conserving circuit 209 that includes a portion of an IC 100, a process sense module 208, an operational temperature sensor 210, and an analog V_{DD} (AV_{DD}) look-up table 214. The portion of the IC 100, for example, may be an operational amplifier circuit.

[0071] In operation, the process sense module 208 senses the analog variation parameter of the IC 100 portion, and provides an analog parameter signal 215. The operational temperature sensor 210 senses the operational temperature of an IC 100 portion. This value is associated with the analog variation parameter determination of the process sense module 208. The operational temperature sensor 210 provides a temperature signal 216. The AV_{DD} look-up table 214 has inputs that receive the analog variations parameter signal 215 and the temperature signal 216.

[0072] The analog variations parameter signal 215 provides a signal representation interaction of the fabrication parameters and the operational parameters with the magnitude of available headroom voltage. The operational parameters being represented in the analog variations parameter signal 215 are generally those set out in the graph of Figure 7b that plots interrelationships of fabrication parameter corners versus headroom voltage, including the poly sheet ρ .

[0073] The AV_{DD} look-up table 214, based on inputs from the analog variations parameter signal 215 and the operational temperature signal input 216, provides an analog V_{DD} (AV_{DD}) adjust signal 218. The AV_{DD} look-up table 214 may also be provided as a memory device operably connected to a microprocessor, or provided as a logic circuit, that contains information and data representing the represents the threshold voltage curve, the operational temperature curve, and voltage V_{DD} curve with respect to the headroom voltage plot shown in Figure 7b. With this information, an AV_{DD} adjust signal 218 is generated responsive to the analog variations parameter signal 215, based on the operational temperature signal 216.

[0074] With respect to analog circuitry on the IC 100, the AV_{DD} adjust signal 218 is accepted by a DC-to-DC converter 26, which is operably coupled to the battery 14 and inductor 16 (*see* Figure 2) to produce at least one supply voltage for analog circuitry (V_{DD}). In general, the DC-to-DC converter 26 may be a buck converter, a boost converter, a fly-back converter, a half bridge converter, and/or a full bridge converter. Note that the DC-to-DC converter can also be an inductor-less configuration including a linear regulator and/or a switched-capacitor regulator.

[0075] Through normal use and operation, the multiple function battery operated device 10 or device 60 is subjected to varying environmental conditions. Accordingly, the adjustment signal 218 can be updated by repeating the determination of at least one of the operational temperature T and the analog variation parameter conveyed by the analog parameter signal 215, which can be conducted by the operational temperature sensor 210, and the process sense module 208, respectively.

[0076] Figure 9 illustrates a schematic block diagram of an operational temperature sensor 210 for deployment on a portion of an integrated circuit 100. The operational temperature sensor 210 determines the operational temperature T associated with an analog variation parameter for the integrated circuit 100.

[0077] Due to the supply voltage optimization, the temperature sensor configuration used should be sensitive to temperature but sufficiently immune to other deviations, including power supply voltage variation. Sufficient immunity to deviations can be provided via reference structures such as that of Figure 9, or variable-compensation techniques or other suitable techniques that account for variable deviation.

[0078] The temperature sensor 210 has a proportional-to-absolute-temperature ("PTAT") generator module 220, and a digital control module 222. Generally, the temperature sensor 210 of Figure 9 provides a temperature signal 216 that is based on a comparison conducted between current sources I_{PTAT} and I_{ref} provided at node 224. The comparison is provided by the comparator module 226.

[0079] The PTAT generator module 220 provides a current source I_{PTAT} . The current source I_{PTAT} , as suggested, has a magnitude that is proportional to absolute temperature that changes as the temperature T of the portion of the IC 100 changes. The digital control module 222 provides a temperature signal 216. Also, the digital control module 222 provides a reference current source I_{ref} , which is a fixed current that is independent of temperature, thus providing a constant reference current function having the property of never increasing and of never decreasing as the value of the temperature T increases or otherwise changes. The digital control module 222 contains a register that outputs, through the temperature signal 216, a value representative of an operational temperature T of the portion of the IC 100.

[0080] Figure 10 is a graph that plots current versus temperature for illustrating the operation of the operational temperature sensor 210 and via the relationship of the reference current I_{REF} and the variable current I_{PTAT} . As shown in Figure 10, reference current I_{REF} is substantially constant with respect to temperature T. Reference to Figure 9 will be made for discussion of the graph of Figure 10.

[0081] To begin, the current source I_{REF} is less than the magnitude of the variable current I_{PTAT} . An output of the comparator module 226 provides a logic "low" value to the digital control module 222 via a temp_sense signal 228. The digital control module 222 operates at a speed designated by a clock signal.

[0082] The digital control module 222 senses the temp_sense signal 228, and updates an up/down counter to reflect the status of the temp_sense signal 228 with respect to iterations of the clock signal. The digital control module 222 incrementally increases the reference current I_{REF} for sampling at the next clock cycle of the clock signal the temp_sense signal 228. This process of incrementing the reference current I_{REF} continues until a trip point is achieved. The trip point occurs when the reference current I_{REF} intersects the variable current I_{PTAT} . In other words, where the reference current I_{REF} is substantially equal to the variable current I_{PTAT} at node 224, causing the comparator module 226 to trip. Upon tripping, the temp_sense signal 228 of the comparator module 226 transitions to a logic "high" value, indicating "temperature found" to the digital control module 222.

[0083] With a logic high value provided by the temp_sense signal 228, the up/down counter of the digital control module 222 stops incrementing with respect to the logic low value of the temp_sense signal 228 and iterations of the clock signal, . The contents of the up/down counter are latched and are provided to the look-up table 214 (*see* Figure 8) by the temperature signal 216. The digital control module 222 then powers down the PTAT generator module 220 through power control signal 230.

[0084] As can be readily appreciated, other circuits or configurations can be implemented for assessment of the operational temperature T. As a further alternative, operational temperature T may be estimated based upon a difference of the values of the analog parameter signal 215 over time. That is, the estimate, or inference, can be used as an indicator of temperature or temperature difference. These inferences can be processed with the analog parameter signal 215 for generation of an AV_{DD} adjust signal 218 from the AV_{DD} look-up table 214. Such an inference of the operational temperature, however,

would not provide the level of accuracy otherwise available through the operational temperature sensor 210 of Figure 9.

[0085] Figure 11 is a schematic block diagram showing a power conserving circuit 250 that provides an adjust supply voltage signal 252 for a shared voltage source supplying power to the analog and the digital circuitry of the battery-optimized system-on-chip 62 (*see* Figure 2).

[0086] The power conserving circuit 250 has a component addressing digital circuitry power optimization - power conserving circuit 92, and a second component addressing analog circuitry power optimization - analog power conservation circuit 209. Each optimization circuit provides respective inputs to the comparator 260. The comparator provides an adjust supply voltage signal 252.

[0087] In operation, the comparator 260 determines the greater of the input values provided. That is, a selection of the digital adjust supply voltage 217 representing the digital variation parameter, or of the AV_{DD} adjust signal 218 representing the analog variation parameter with respect to the operational temperature T. In other words, the determination is that when the first, or digital, adjust supply voltage signal 114 compares favorably with the second, or AV_{DD} , adjust signal 218, then the first, or digital, adjustment signal is selected as the adjust supply voltage signal 252. Otherwise, the second, or AV_{DD} , adjustment signal is selected as the adjust supply voltage signal 252.

[0088] The adjust supply voltage signal 252 is accepted by a DC-to-DC converter 26, which is operably coupled to the battery 14 and inductor 16 to produce a supply voltage V_{DD} to the circuitry of the battery-optimized system-on-chip 62. In general, the DC-to-DC converter may be a buck converter, a boost converter, a fly-back converter, a half bridge converter, and/or a full bridge converter. Note that the DC-to-DC converter can also be an inductor-less configuration including a linear regulator and/or a switched-capacitor regulator.

[0089] Through use and operation, the multiple function battery operated device 10 is subjected to varying environmental conditions. Accordingly, the adjustment signal 252

can be updated by repeating the determination of at least one of the operational temperature T and the analog variation parameter, which can be conducted by the operational temperature sensor 210, and the process sense module 208, respectively.

[0090] Figures 12a, 12b, and 12c provide a logic diagram of a method for conserving power of a system-on-a-chip that begins at step 302 where the analog variation parameter is determined, representing fabrication process variations to the IC. Step 304 determines the operational temperature T of the integrated circuit. At step 306, determination of the analog voltage level (AV_{DD}) signal is conducted based on the analog variation parameter with respect to the operational temperature T.

[0091] At step 308, if a digital component is present on the integrated circuit, or present for a shared power supply with the analog component of the integrated circuit, then the method proceeds to step 352 (*see* Figure 12b). If not, indicating that either there is no digital component for the power supply to allocate appropriate energy resources (either by not being present, or the digital component has a devoted power channel), the method proceeds to step 310 where the power consumption of the IC is optimized by adjusting the supply voltage V_{DD} to the analog voltage level AV_{DD} signal. The process then can be repeated by returning to step 302.

[0092] If a digital component is present, as determined at step 308 at Figure 12a, the method continues to step 352 of Figure 12b where processing speed of at least a portion of an integrated circuit is measured to produce measured processing speed. The at least a portion of the integrated circuit includes a speed test circuit, a critical path of the integrated circuit, and/or a replicated circuit of the critical path of the integrated circuit. The measuring of the processing speed may be done as shown in Figure 12c as steps 376 through 380. At step 376, the at least a portion of the integrated circuit performs a function, which may be, but is not limited to, an add function, a delay line function, a ring oscillation function, a memory retrieval function, and/or a multiplication function. The process then proceeds to step 378 where a number of cycles of a known clock are counted during the performing of function by the at least a portion of the integrated circuit or the number of iterations, or repetitions, of performing the function during a clock cycle to

produce a count value. The process then proceeds to step 380 where the count value is equated to the processing speed.

[0093] Returning to the main path of the logic diagram of Figure 12b, the process continues at step 354 where the measured processing speed is compared with a critical processing speed for the at least a portion of the integrated circuit. The process then proceeds to step 356 where a determination is made as to whether the comparison was favorable. If not, the process proceeds to step 358 where the digital variation parameter is maintained at its current setting.

[0094] If the comparison is favorable, then in step 360 the digital variation parameter is the favorable comparison result from step 356. In one embodiment, the adjusting of the supply voltage may be done by determining a ratio between the measured processing speed and the critical processing speed and proportionally adjusting the supply voltage based on the ratio. In another embodiment, the adjusting the supply voltage may be done by adjusting the feedback of the supply voltage for regulation of an on-chip DC-to-DC converter that produces the supply voltage, or adjusting a reference voltage used for regulation of the on-chip DC-to-DC converter that produces the supply voltage.

[0095] In step 362 determination of an adjustment signal as based on the analog variation parameter with respect to the operational temperature against the digital variation parameter. In this instance a comparison is made between the analog variation parameter and the digital variation parameter. The adjustment signal is the favorable result. At step 364 optimization, or reduction, of power consumption of the integrated circuit is accomplished by adjusting the supply voltage via the adjustment signal selected as the favorable result.

[0096] As one of average skill in the art will appreciate, the measuring, comparing, and adjusting to update the supply voltage may be repeatedly performed, as indicated by the return of the method to step 302 (*see* Figure 12a).

[0097] The preceding discussion presents a method and apparatus for conserving power on an IC-by-IC, or chip-by-chip, basis, and over time. In a first aspect, this is achieved

DOCKET NO. SIG000124

by measuring the processing speed of the IC, comparing the measured processing speed with a critical processing speed, and if the measured processing speed is faster than the critical processing speed, decreasing the supply voltage such that the actual processing speed approaches the critical processing speed. In another aspect, power optimization, or conservation, is achieved by determining an analog variation parameter with respect to an operational temperature, decreasing the supply voltage such that a sufficient headroom voltage for analog signal performance is provided. In yet another aspect, the digital variation parameter – as set out as the value representative of the actual processing speed approaches the critical processing speed, is compared with the analog variation parameter. The resulting favorable comparison provides a basis to decrease or optimize the supply voltage. As one of average skill in the art will appreciate, other embodiments may be derived from the teachings of the present invention without deviating from the scope of the claims.

[0098] As one of average skill in the art will appreciate, the term "substantially" or "approximately", as may be used herein, provides an industry-accepted tolerance to its corresponding term. Such an industry-accepted tolerance ranges from less than one percent to twenty percent and corresponds to, but is not limited to, component values, integrated circuit process variations, temperature variations, rise and fall times, and/or thermal noise. As one of average skill in the art will further appreciate, the term "operably coupled", as may be used herein, includes direct coupling and indirect coupling via another component, element, circuit, or module where, for indirect coupling, the intervening component, element, circuit, or module does not modify the information of a signal but may adjust its current level, voltage level, and/or power level. As one of average skill in the art will also appreciate, inferred coupling (that is, where one element is coupled to another element by inference) includes direct and indirect coupling between two elements in the same manner as "operably coupled". As one of average skill in the art will further appreciate, the term "compares favorably", as may be used herein, indicates that a comparison between two or more elements, items, signals, etc., provides a desired relationship. For example, when the desired relationship is that signal 1 has a greater magnitude than signal 2, a favorable comparison may be achieved when the

magnitude of signal 1 is greater than that of signal 2 or when the magnitude of signal 2 is less than that of signal 1 (*see* Figure 1).

CLAIMS

What is Claimed is:

	1 1 1 1 Communication of an interacted aircuit communication
1	1. A method for power supply optimization of an integrated circuit, comprising:
2	determining an analog variation parameter representative of an integrated circuit
3	fabrication process variance of the integrated circuit;
4	determining an operational temperature associated with the analog variation
5	parameter; and
6	determining an adjustment signal for a power supply voltage level of the
7	integrated circuit based on the analog variation parameter with respect to the
8	operational temperature, such that power consumption of the integrated circuit is
9	optimized.
1	2. The method Claim 1 further comprises:
2	adjusting a regulation signal of a DC-to-DC converter based on the adjustment
3	signal.
1	3. The method of Claim 2 further comprises:
	updating the adjustment signal by repeating at least one of the determination of
2	
3	the operational temperature and determining the adjustment signal.
1	4. The method of Claim 1 further comprises:
2	determining a digital variation parameter; and
3	determining the adjustment signal based on the digital variation parameter and the
4	analog variation parameter with respect to the operational temperature.
1	5. The method of Claim 4 wherein the determining the adjustment signal comprises:
]	
2	determining a first adjustment signal based on the analog variation parameter;
3	determining a second adjustment signal based on the digital variation parameter;
4	comparing the first adjustment signal to the second adjustment signal; and
5	when the first adjustment signal compares favorably with the second adjustment
6	signal, selecting the first adjustment signal as the adjustment signal, else the second
7	adjustment signal as the adjustment signal.

1	6. The method Claim 4, wherein determining a digital variation parameter
2	comprises:
3	measuring processing speed of at least a portion of an integrated circuit to
4	produce measured processing speed;
5	comparing the measured processing speed with a critical processing speed for the
6	at least a portion of the integrated circuit; and
7	when the measured processing speed compares favorably to the critical processing
8	speed, correspondingly set a value of the digital variation parameter.
1	7. The method of Claim 4 further comprises:
2	adjusting a regulation signal of a DC-to-DC converter based on the adjustment
3	signal.
1	8. The method of Claim 7 further comprises:
2	updating the adjustment signal by repeating at least one of the determination of
3	the operational temperature, the determination of the analog variation parameter, and
4	of the digital variation parameter

1	9. An apparatus for increasing power supply efficiency of an integrated circuit
2	comprises:
3	a processing module; and
4	a memory operably coupled to the processing module, wherein the memory stores
5	operational instructions that cause the processing module to:
6	determine an analog variation parameter representative of an integrated
7	circuit fabrication process variance of the integrated circuit;
8	determine an operational temperature associated with the analog variation
9	parameter; and
10	determine an adjustment signal for a power supply voltage level of the
11	integrated circuit based on the analog variation parameter and the operational
12	temperature, such that power consumption of the integrated circuit is
13	optimized.
Ì	10. The apparatus of claim 9, wherein the memory further stores operational
2	instructions that cause the processing module to:
3	adjust a regulation signal of a DC-to-DC converter based on the adjustment
4	signal.
1	11. The method of Claim 10, wherein the memory further stores operational
2	instructions that cause the processing module to:
3	update the adjustment signal by repeating at least one of the determination of the
4	operational temperature and determine the analog variation parameter.
1	12. The apparatus of claim 9, wherein the memory further stores operational
2	instructions that cause the processing module to:
3	determine a digital variation parameter; and
4	determine the adjustment signal based on the digital variation parameter and the
5	analog variation parameter with respect to the operational temperature.

1	13. The apparatus of claim 12, wherein the memory further stores operational
2	instructions that cause the processing module to determine the digital variation
3	parameter by:
4	measuring a processing speed of at least a portion of an integrated circuit to
5	produce measured processing speed;
6	comparing the measured processing speed with a critical processing speed for the
7	at least a portion of the integrated circuit; and
8	when the measured processing speed compares favorably to the critical processing
9	speed, set a corresponding value of the digital variation parameter.
1	14. The apparatus of claim 12, wherein the memory further stores operational
2	
	instructions that cause the processing module to:
3	adjust a regulation signal of a DC-to-DC converter based on the adjustment
4	signal.
I	15. The apparatus of claim 13, wherein the memory further stores operational
2	instructions that cause the processing module to:
3	determine a first adjustment signal based on the analog variation parameter;
4	determine a second adjustment signal based on the digital variation parameter;
5	compare the first adjustment signal to the second adjustment signal; and
6	when the first adjustment signal compares favorably with the second adjustment
7	signal, selecting the first adjustment signal as the adjustment signal, else selecting the
8	second adjustment signal as the adjustment signal.

1	16. A comprehensive system-on-a-chip comprises:
2	a processing core operably coupled to process input digital data and produce
3	therefrom output digital data;
4	digital interface circuitry operably coupled to provide the input digital data to
5	the processing core and to receive the output digital data from the processing
6	core;
7	mixed signal circuitry operably coupled to convert input analog signals into
8	the input digital data and to convert the output digital data into output analog
9	signals; and
10	battery optimization circuitry that includes a DC-to-DC converter and a power
11	conservation circuit, wherein the DC-to-DC converter is operably coupled to
12	convert a battery voltage into a supply voltage that supplies at least one of: the
13	processing core, the digital interface circuitry, and the mixed signal circuitry,
14	wherein the power conservation circuit includes:
15	processing module; and
16	memory operably coupled to the processing module, wherein the
17	memory stores operational instructions that cause the processing module
18	to:
19	determine an analog variation parameter representative of
20	an integrated circuit fabrication process variance of the integrated
21	circuit;
22	determine an operational temperature associated with the
23	analog variation parameter;
24	determine a digital variation parameter representative of a
25	processing speed of the integrated circuit; and
26	determine an adjustment signal for a power supply voltage
27	level of the integrated circuit based on the analog variation
28	parameter with respect to the operational temperature and the
29	digital variation parameter, such that power consumption of the
30	integrated circuit is optimized.

DOCKET NO. SIG000124


1	17. The comprehensive system-on-a-chip of claim 16, wherein the memory
2	further stores operational instructions that cause the processing module to:
3	adjust a regulation signal of a DC-to-DC converter based on the adjustment
4	signal.
I	18. The comprehensive system-on-a-chip of claim 17, wherein the memory
2	further stores operational instructions that cause the processing module to:
3	update the regulation adjustment by repeating at least one of the determination of
4	the operational temperature and the determination of the analog variation parameter.
I	19. The comprehensive system-on-a-chip of claim 16, wherein the memory
2	further stores operational instructions that cause the processing module to measure
3	the processing speed by:
4	enabling a function to be performed by the at least a portion of the comprehensive
5	system-on-a-chip;
6	counting at least one of a number of cycles of a known clock during the
7	performing of function by the at least a portion of the integrated circuit and a number
8	of repetitions of the function during a cycle of the known clock to produce a count
9	value; and
10	equating the count value to the processing speed.
]	20. The comprehensive system-on-a-chip of claim 18, wherein the memory
2	further stores operational instructions that cause the processing module to adjust of
3	the supply voltage by:
4	determining the digital variation parameter as a ratio between the measured
5	processing speed and the critical processing speed; and
6	adjusting the supply voltage based on an operational sufficiency of either the
7	digital variation parameter or the analog variation parameter with respect to the
8	operational temperature.


1 21. A method for increasing power supply efficiency of an integrated circuit, 2 comprising: 3 determining an analog variation parameter representative of an integrated circuit 4 fabrication process variance of the integrated circuit; and 5 determining an adjustment signal for a power supply voltage level of the integrated circuit based on the analog variation parameter such that power consumption of the 6 7 integrated circuit is optimized. 1 22. The method of claim 21 further comprises: 2 determining an operational temperature associated with the analog variation 3 parameter; and 4 determining an adjustment signal for a power supply voltage level of the integrated 5 circuit based on the analog variation parameter with respect to the operational 6 temperature, such that power consumption of the integrated circuit is optimized. 1 23. The method of Claim 22 further comprises: 2 determining a digital variation parameter; and 3 determining the adjustment signal based on the digital variation parameter and the 4 analog variation parameter with respect to the operational temperature. 1 24. The method of Claim 23 wherein the determining the adjustment signal 2 comprises: 3 determining a first adjustment signal based on the analog variation parameter; 4 determining a second adjustment signal based on the digital variation parameter; 5 comparing the first adjustment signal to the second adjustment signal; and 6 when the first adjustment signal compares favorably with the second adjustment 7 signal, selecting the first adjustment signal as the adjustment signal, else the second 8 adjustment signal as the adjustment signal.


POWER OPTIMIZATION OF A MIXED-SIGNAL SYSTEM ON AN INTEGRATED CIRCUIT


ABSTRACT OF THE DISCLOSURE


A method and apparatus for conserving power of a mixed-signal system-on-a-chip having analog circuitry, involving determination of an analog variation parameter that is representative of an integrated circuit fabrication process variance of the integrated circuit, and an operational temperature associated with the analog variation parameter. With the analog variation parameter and the operational temperature, an adjustment signal is determined for a power supply level of the integrated circuit, such that power consumption of the integrated circuit is optimized. Further, in mixed-signal integrated circuits with digital and analog circuitry, a digital variation parameter is determined, where the adjustment signal determination is based on the digital variation parameter and the analog variation parameter with respect to the operational temperature. With such a method and apparatus, power consumption is optimized on an IC-by-IC basis such that power consumption of each IC is optimized.


























FIG. 12C

		T	1			
		Application Number				
POWER	OF ATTORNEY OR	Filing Date First Named Inventor	Marcus	W. May		
	ZATION OF AGENT	Group Art Unit	iviarcus		·	··
	ZATION OF AGENT	Examiner Name			······	
		Attorney Docket Number	S1G000	124		
I hereby appo	pint:			Place Cus	tomer	7
X Practiti	ioners at Customer Number	34,399		lumber Ba		
OR		Land - Hanne to an and a state of the state		Label H	lere	
Prac	ctitioner(s) named below:		L			L
· /	Name		Registrat	tion Numb	er	
	Kevin L. Smith		38,620			
	Timothy W. Markison	n	33,534			
	Bruce E. Garlick		36,520			
	James A. Harrison		40,401			
as my/our atte	orney(s) or agent(s) to prosecute the	application identified above. and		ct all busine	ess in the	
United States	Patent and Trademark Office conne	cted therewith.				
X The ab	e correspondence address for the ab	ove-identified application to:				
X The ab	bove-mentioned Customer Number.	ove-identified application to:				
X The ab OR Firm or Individual N	bove-mentioned Customer Number.	ove-identified application to:				
X The ab OR Firm or Individual N Address	Name Kevin L. Smith	ove-identified application to:				
X The ab OR Firm or Individual N Address	Name Kevin L. Smith	ove-identified application to:	TX	Zip	78716	
The ab OR Firm or Individual N Address Address	Name Kevin L. Smith P.O. Box 160727	· · · · · · · · · · · · · · · · · · ·	TX	Zip	78716	
X The ab OR Firm or Individual N Address Address City	Name Kevin L. Smith P.O. Box 160727 Austin	· · · · · · · · · · · · · · · · · · ·	TX		78716	
X The ab OR Firm or Individual N Address Address City Country Telephone I am the:	Austin USA (972) 772-8836	· · · · · · · · · · · · · · · · · · ·	1			
X The ab OR OR Firm or Individual N Address Address City Country Telephone I am the: X Applicant	Vinventor.	State	1			
X The ab OR OR Firm or Individual N Address Address City Country Telephone I am the: X Applicant Assignee	Austin USA (972) 772-8836	State 37 CFR 3.71	1			
X The ab OR OR Individual N Address Address City Country Telephone I am the: X Applicant	Austin USA (972) 772-8836 UINVENTOR. Devide the entire interest. See int under 37 CFR 3.73(b) is enclosed	State 37 CFR 3.71	Fax			
X The ab OR OR Individual N Address Address City Country Telephone I am the: X Applicant	Austin USA (972) 772-8836 UINVENTOR. Devide the entire interest. See int under 37 CFR 3.73(b) is enclosed	State 37 CFR 3.71 (Form PTO/SB/96).	Fax			
X The above OR OR Firm or Individual N Address Address Address City Country Telephone I am the: X Applicant X Applicant Statement	Austin USA (972) 772-8836 VInventor. e of record of the entire interest. See nt under 37 CFR 3.73(b) is enclosed SIGNATURE of Matthew D. Felder	State 37 CFR 3.71 (Form PTO/SB/96).	Fax			
X The above OR OR Firm or Individual N Address Address City Country Telephone I am the: X Applicant Assignee Statement Name Name	Austin USA (972) 772-8836 VInventor. e of record of the entire interest. See nt under 37 CFR 3.73(b) is enclosed SIGNATURE of	State 37 CFR 3.71 (Form PTO/SB/96).	Fax			
X The above OR OR Firm or Individual N Address Address City Country Telephone I am the: X Applicant Assignee Statement Name Signature Date Signature	Austin USA (972) 772-8836 VInventor. e of record of the entire interest. See nt under 37 CFR 3.73(b) is enclosed SIGNATURE of Matthew D. Felder	State 37 CFR 3.71 (Form PTO/SB/96). Applicant or Assignee of Rec ecord of the entire interest or their re e is required, see below*.	Fax ord	(972) 7	772-5033 irred.	
X The above OR OR Firm or Individual N Address Address City Country Telephone I am the: X Applicant Assignee Statement Vame Signature Date Signature	bove-mentioned Customer Number. Name Kevin L. Smith P.O. Box 160727 Austin USA (972) 772-8836 VInventor. e of record of the entire interest. See nt under 37 CFR 3.73(b) is enclosed SIGNATURE of Matthew D. Felder Mutthe D. Felder J/9 / 0 5 ures of all the inventors or assignees of ret multiple forms if more than one signature of forms are submitted of the submitted o	37 CFR 3.71 (Form PTO/SB/96). Applicant or Assignee of Rec ecord of the entire interest or their re e is required, see below*.	Fax ord	(972) 7	772-5033 irred.	

Please type a plus sign (+) inside this box+				S. Patent and	Approved fo Trademark Of	P1 or use through 10/31/2002. ffice: U.S. DEPARTMENT	O/SB/81 (10_00) OMB 0651-0035 OF COMMERCE
POWER		Application Nu Filing Date First Named Ir	mber			aco il alopiayo o matid Oll	
AUTHORIZ	Group Art Unit		IVIAI	us w. way	y	······	
		Examiner Nam					
		Attorney Dock	et Number	SIG	000124		
I hereby appoir	nt:			<u>г</u>		······	
	ners at Customer Number	34,399				Customer r Bar Code	
	itioner(s) named below:					el Here	
	Name			Regis	tration Nu	umber]
	Kevin L. Smith			38,	620		
	Timothy W. Markiso	on		33,	534	and a second	
	Bruce E. Garlick			36,	520°		
	James A. Harrison			40,	401		
	torney(s) or agent(s) to prosecute th s Patent and Trademark Office com		tified above,	and to tr	ransact all	business in the	-
	correspondence address for the above-mentioned Customer Number.			n de de la compansión de s			
Address	P.O. Box 160727						
Address							
City	Austin		State	TX	Zip	78716	<u></u>
Country	USA						
Telephone	(972) 772-8836			Fax	(972)	772-5033	
I am the: X Applicant/Inventor. Assignee of record of the entire interest. See 37 CFR 3.71 Statement under 37 CFR 3.73(b) is enclosed (Form PTO/SB/96).							
	SIGNATURE of	Applicant or Ass	ignee of Rec	cord			
Name	Marcus W. May						
Signature	Mon W2	7					
Date	03/09/05						
	es of all the inventors or assignees of re nultiple forms if more than one signature			epresenta	ative(s) are	required.	
*Total o	f forms are submitte		TO: Assistant ngton, DC 202		sioner for P	atents,	

BEST AVAILABLE COPY

DECLARATION FO		Attorney Docket Numb	ber	SIG000124		·····	
DECLARATION POI		First Named Inventor		Marcus W. N	⁄lay		
PATENT APPL			COMPLETE IF KNOWN				
(37 CFR 1	.63)	Application Number					
	eclaration ubmitted after initial	Filing Date					
with Initial OR Fi	iling (surcharge 37 CFR 1.16(e))	Group Art Unit					
	equired)	Examiner Name					
As a below named inv	ventor, I hereby de	clare that:					
My residence, mailin	g address, and cit	izenship are as state	ed be	low next to r	ny name.		
I believe I am the original, firs names are listed below) of th	st and sole inventor (if on he subject matter which is	ly one name is listed below) claimed and for which a pa	or an o tent is s	original, first and sought on the inv	joint inventor (if rention entitled:	plural	
POWER OPTIMIZ	ZATION OF MIXE	D-SIGNAL SYSTEM	ON A	N INTEGRA	ATED CIRC	UIT .	
the specification of which	(Title of the Invention)					
X is attached hereto							
OR was filed on (MM/DD/	YYYY)	as United Stati	es App	plication Numb	er or PCT Inte	mational	
Application Number	and	was amended on (MM/D		(Y)	(i1	applicable).	
hereby state that I have revie s amended by any amendme	ewed and understand	the contents of the above		· · · · · · · · · · · · · · · · · · ·	on, including th	ne claims,	
acknowledge the duty to dis ontinuation-in-part applicatio nd the national or PCT inter	ns, material informatio	n which became availabl	e betw	veen the filing o			
hereby claim foreign priority nventor's certificate, or 365(a Jnited States of America, list vatent or inventor's certificate which priority is claimed.	 a) of any PCT internation ed below and have als 	onal application which de o identified below, by che	signati eckign	ed at least one the box, any fo	country other preign application	than the ion for	
rior Foreign Applications Numbers(s)	Country	Foreign Filing Date (MM/DD/YYYY)	N	Priority ot Claimed	Certified Co YES	opy Attached? NO	
		are listed on a supplementa	J price?	u data abasi OT		ad barata:	
hereby claim the benefit under 3							
Application Numbers(s) Filing Dat	te (MM/DD/YYYY)		Additional	application		
	-			numbers ai supplemen	e listed on a tal priority data B attached here		

۰.

Please type a plus sign (+) inside this box +

type a plus sign (+) inside this box + PTO/SB/01 (10_00) Approved for use through 10/31/2002. OMB 0651-0035 U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

DECLARATION	- Utility o	r Desigi	n Pater	nt Application
Direct all correspondence to: X Customer or Bar Co	1 243	99		Correspondence address below
Name Kevin L. Smith				
Address P.O. Box 160727				
Address				
City Austin	· ·	State	, TX	78716 ZIP
Country USA	Teleph	one (972) 772-	8836	FAX (972) 772-5033
I hereby declare that all statements made herein of a belief are believed to be true; and further that these like so made are punishable by fine or imprisonmen the validity of the application or any patent issued th	statements were ma t, or both, under 18 L	de with the know	edge that willfu	I false statements and the
NAME OF SOLE OR FIRST INVENT	OR: A p	etition has be	een filed for	r this unsigned inventor
Given Name (first and middle [if any]) Marcus W.		Family or Suri		May
Inventor's Signature Man W	12			Date 03/09/05
Residence: City Austin	(\Box)	TX Count	1154	Citizenship ^{USA}
Mailing Address 3111 Mistyglen Circl	e			
Mailing Address	ning ang ang ang ang ang ang ang ang ang a		<u> </u>	
City Austin	State TX	ZIP	78746	Country USA
NAME OF SECOND INVENTOR:	A pe	etition has be	een filed for	this unsigned inventor
Given Name (first and middle [if any]) Matthew D.		Family or Surr		Felder
Inventor's Mathematics	D. Julo	G .		Date 3/9/05
Residence: City Austin	State	X Countr	y USA	Citizenship ^{USA}
Mailing Address 12109 Barrel Bend				
Mailing Address				
City Austin	State TX	ZIP	78748	Country USA
Additional inventors are being named attached hereto.				r(s) sheets(s) PTO/SB/02A
TOT	AVAILABL	ECOPY		

PATENT APPLICATION SERIAL NO.

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE FEE RECORD SHEET

00000005	501415	11078150
	00000005	00000005 501415

01 FC:2011	150.00 DA
02 FC:2111	250.00 DA
03 FC:2311	100.00 DA
04 FC:2201	100.00 DA
05.FC:2202	100.00 DA

PTO-1556 (5/87)

*U.S. Government Printing Office: 2002 --- 489-267/69033

		· · · · · · · · · · · · · · · · · · ·	live Dece						•	000/2	/	
		CLAIMS A	AS FILED (Colun				SMALL ENTITY		OF	OTHER THAN OR SMALL ENTITY		
٦	OTAL CLAIM	S	20				RATE	FEE		RATE	FEE	
FOR			NUMBE	NUMBER FILED		BER EXTRA	BASIC P			BASIC FE		
TOTAL CHARGEABLE CLAIMS			24h	24 minus 20=		1/	X\$ 25	=](\overline{n}		1	
INDEPENDENT CLAIMS			C∲minus 3 =		*	/		1	\neg	` 	<u> </u>	
M			<i>d</i>				X100:	= 101		X200=	ļ	
			·	ess than zero, enter "0" in column 2			+180=	2	OR	+360=		
1	,					column 2	TOTAL	- 351	Лов	TOTAL		
	C	CLAIMS AS	AMENDE				CMAL	CALTINA			THAN	
_		CLAIMS		(Colun HIGHE		(Column 3)	SMAL			SMALL	-	
		REMAINING AFTER AMENDMENT		NUME PREVIO PAID F	USLY	PRESENT EXTRA	RATE	ADDI- TIONA FEE		RATE	ADDI- TIONAI FEE	
	Total	*	Minus	**	•	=	X\$ 25=			X\$50=		
	Independent	*	Minus	***		=	X100=		-1	X200=	<u> </u>	
~	FIRST PRES	ENTATION OF M	ULTIPLE DE	PENDENT	CLAIM						ļ	
							+180=		OR	+360=		
							TOTA ADDIT. FE		OR	TOTAL ADDIT. FEE		
_	<u> </u>	<u>(Column 1)</u> T CLAIMS	1	Colum		(Column 3)						
1		REMAINING		NUMB	ER .	PRESENT		ADDI-			ADDI-	
		AFTER AMENDMENT		PREVIO		EXTRA	RATE	TIONAL	·	RATE		
	Total	*	Minus	** ,;		=	X\$ 25=			X\$50=	FEE	
Ì	Independent	*	Minus	***		=	X100=	<u> </u>	OR			
	FIRST PRESE	NTATION OF ML	JLTIPLE DEI	PENDENT	CLAIM		~100=		OR	X200=		
							+180=		OR	+360=		
							TOTAL ADDIT. FEE		OR ,	TOTAL ADDIT. FEE		
		(Column 1)		(Colum	n 2)	(Column 3)						
		CLAIMS REMAINING		HIGHE: NUMBE		DDCOCNT		ADDI-	ז ו	1	ADDI-	
Ĩ		AFTER AMENDMENT		PREVIOU PAID FO	ISLY	PRESENT	RATE	TIONAL		RATE	TIONAL	
T			Minus	**	20		·	FEE	╡┠		FEE	
	Total		Minus	***		=	X\$ 25=		OR	X\$50=		
	Total Independent	*					X100=		OR	X200=		
L	Independent	* NTATION OF MU		PENDENT C	CLAIM				L	1		
	Independent FIRST PRESE						+180=		OR	+360=		