


081705

UTILITY PATENT APPLICATION TRANSMITTAL		Attorney Docket No. 276900US90	
First Inventor or Application Identifier Jun HAISHIMA		Title INFORMATION PROCESS DEVICE	
<b>APPLICATION ELEMENTS</b> <i>See MPEP chapter 600 concerning utility patent application contents</i>		<b>ADDRESS TO:</b> Commissioner for Patents Mail Stop Patent Application Alexandria, Virginia 22313	
<p>1. <input checked="" type="checkbox"/> Fee Transmittal Form (e.g. PTO/SB/17) (Submit an original and a duplicate for fee processing)</p> <p>2. <input checked="" type="checkbox"/> Specification Total Sheets <input type="text" value="8"/></p> <p>3. <input checked="" type="checkbox"/> Drawing(s) (35 U.S.C. 113) Total Sheets <input type="text" value="3"/></p> <p>4. <input checked="" type="checkbox"/> Oath or Declaration Total Pages <input type="text" value="3"/></p> <p>a. <input checked="" type="checkbox"/> Newly executed (Fax copy)</p> <p>b. <input type="checkbox"/> Copy from a prior application (37 C.F.R. §1.63(d)) (for continuation/divisional with box 18 completed)</p> <p>i. <input type="checkbox"/> DELETION OF INVENTOR(S) Signed statement attached deleting inventor(s) named in the prior application, see 37 C.F.R. §1.63(d)(2) and 1.33(b).</p> <p>5. <input type="checkbox"/> CD-ROM or CD-R in duplicate, large table or Computer Program (Appendix)</p> <p>6. <input type="checkbox"/> Nucleotide and/or Amino Acid Sequence Submission (if applicable, all necessary)</p> <p>a. <input type="checkbox"/> Computer Readable Form (CRF)</p> <p>b. Specification or Sequence Listing on:</p> <p>i. <input type="checkbox"/> CD-ROM or CD-R (2 copies); or</p> <p>ii. <input type="checkbox"/> Paper</p> <p>c. <input type="checkbox"/> Statements verifying identity of above copies</p>		<b>ACCOMPANYING APPLICATION PARTS</b>	
		<p>7. <input checked="" type="checkbox"/> Assignment Papers (cover sheet &amp; document(s))</p> <p>8. <input checked="" type="checkbox"/> Application Data Sheet. See 37 CFR 1.76</p> <p>9. <input type="checkbox"/> 37 C.F.R. §3.73(b) Statement (when there is an assignee) <input type="checkbox"/> Power of Attorney</p> <p>10. <input type="checkbox"/> English Translation Document (if applicable)</p> <p>11. <input checked="" type="checkbox"/> Information Disclosure Statement (IDS)/PTO-1449 <input checked="" type="checkbox"/> Copies of IDS Citations (2)</p> <p>12. <input type="checkbox"/> Preliminary Amendment</p> <p>13. <input checked="" type="checkbox"/> White Advance Serial No. Postcard</p> <p>14. <input checked="" type="checkbox"/> Certified Copy of Priority Document(s) (1) (if foreign priority is claimed)</p> <p>15. <input type="checkbox"/> Applicant claims small entity status. See 37 CFR 1.27</p> <p>16. <input type="checkbox"/> Nonpublication Request under 35 U.S.C. 122(b)(2)(B)(i). Applicant must attach form PTO/SB/35 or its equivalent.</p> <p>17. <input checked="" type="checkbox"/> Other: Submission Notice Regarding Priority Document(s)</p>	
<p>18. If a CONTINUING APPLICATION, check appropriate box, and supply the requisite information below:</p> <p><input type="checkbox"/> Continuation <input type="checkbox"/> Divisional <input type="checkbox"/> Continuation-in-part (CIP) of prior application no.:</p> <p>Prior application information: Examiner: Group Art Unit:</p> <p>For CONTINUATION OR DIVISIONAL APPS only: The entire disclosure of the prior application, from which an oath or declaration is supplied under Box 4b, is considered a part of the accompanying continuation or divisional application and is hereby incorporated by reference. The incorporation <u>can only</u> be relied upon when a portion has been inadvertently omitted from the submitted application parts.</p>			
<b>19. CORRESPONDENCE ADDRESS</b>			
Customer Number <b>22850</b> (703) 413-3000 FACSIMILE: (703) 413-2220			
Name:	Masayasu Mori	Registration No.:	47,301
Signature:		Date:	8-17-05
Name:	C. Irvin McClelland	Registration No.:	

Registration Number 21,124

112991 U.S. PTO  
11/205121

081705



Deposit No. 276900US90

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

INVENTOR(S) Jun HAISHIMA

SERIAL NO: New Application

FILING DATE: Herewith

FOR: INFORMATION PROCESS DEVICE

**FEE TRANSMITTAL**

COMMISSIONER FOR PATENTS  
ALEXANDRIA, VIRGINIA 22313

FOR	NUMBER FILED	NUMBER EXTRA	RATE	CALCULATIONS
TOTAL CLAIMS	3 - 20 =	0	x \$50 =	\$0.00
INDEPENDENT CLAIMS	1 - 3 =	0	x \$200 =	\$0.00
UTILITY APPLICATION SIZE FEE	11 - 100 =	0 (each addtl. 50 sheets over 100)	x \$250 =	\$0.00
<input type="checkbox"/> MULTIPLE DEPENDENT CLAIMS (If applicable)			+ \$360 =	\$0.00
<input type="checkbox"/> LATE FILING OF DECLARATION			+ \$130 =	\$0.00
<input checked="" type="checkbox"/> FILING FEE (\$300.00)	<input checked="" type="checkbox"/> SEARCH FEE (\$500.00)	<input checked="" type="checkbox"/> EXAMINATION FEE (\$200.00)	BASIC FEES	\$1,000.00
TOTAL OF ABOVE CALCULATIONS				\$1,000.00
<input type="checkbox"/> REDUCTION BY 50% FOR FILING BY SMALL ENTITY				\$0.00
<input type="checkbox"/> FILING IN NON-ENGLISH LANGUAGE			+ \$130 =	\$0.00
<input checked="" type="checkbox"/> RECORDATION OF ASSIGNMENT			+ \$40 =	\$40.00
TOTAL				\$1,040.00

- ☐ Please charge Deposit Account No. 15-0030 in the amount of **\$0.00** A duplicate copy of this sheet is enclosed.
- ☐ A check in the amount of **\$0.00** to cover the filing fee is enclosed.


- ☒ Credit card payment form is attached to cover the filing fee in the amount of **\$1,040.00**
- ☒ The Director is hereby authorized to charge any additional fees which may be required for the papers being filed herewith and for which no check or credit card payment is enclosed herewith, or credit any overpayment to Deposit Account No. 15-0030. A duplicate copy of this sheet is enclosed.

Respectfully Submitted,

OBLON, SPIVAK, McCLELLAND,  
MAIER & NEUSTADT, P.C.

Date:

8-17-05

  
Masayasu Mori

Registration No. 47,301

Customer Number

**22850**

Tel. (703) 413-3000  
Fax. (703) 413-2220  
(OSMMN 12/04)

**C. Irvin McClelland**  
Registration Number 21,124

081705

**UTILITY  
PATENT APPLICATION  
TRANSMITTAL**

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Attorney Docket No. 276900US90

First Inventor or Application Identifier Jun HAISHIMA

Title INFORMATION PROCESS DEVICE

**APPLICATION ELEMENTS**

See MPEP chapter 600 concerning utility patent application contents

ADDRESS TO:

Commissioner for Patents  
Mail Stop Patent Application  
Alexandria, Virginia 22313

1. ☒ Fee Transmittal Form (e.g. PTO/SB/17)  
(Submit an original and a duplicate for fee processing)
2. ☒ Specification Total Sheets
3. ☒ Drawing(s) (35 U.S.C. 113) Total Sheets
4. ☒ Oath or Declaration Total Pages
- a. ☒ Newly executed (Fax copy)
- b. ☐ Copy from a prior application (37 C.F.R. §1.63(d))  
(for continuation/divisional with box 18 completed)
- i. ☐ DELETION OF INVENTOR(S)  
Signed statement attached deleting inventor(s) named in  
the prior application, see 37 C.F.R. §1.63(d)(2) and  
1.33(b).
5. ☐ CD-ROM or CD-R in duplicate, large table or Computer  
Program (Appendix)
6. ☐ Nucleotide and/or Amino Acid Sequence Submission  
(if applicable, all necessary)
- a. ☐ Computer Readable Form (CRF)
- b. Specification or Sequence Listing on:
- i. ☐ CD-ROM or CD-R (2 copies); or
- ii. ☐ Paper
- c. ☐ Statements verifying identity of above copies

**ACCOMPANYING APPLICATION PARTS**

7. ☒ Assignment Papers (cover sheet & document(s))
8. ☒ Application Data Sheet. See 37 CFR 1.76
9. ☐ 37 C.F.R. §3.73(b) Statement ☐ Power of Attorney  
(when there is an assignee)
10. ☐ English Translation Document (if applicable)
11. ☒ Information Disclosure Statement (IDS)/PTO-1449 ☒ Copies of IDS Citations (2)
12. ☐ Preliminary Amendment
13. ☒ White Advance Serial No. Postcard
14. ☒ Certified Copy of Priority Document(s) (1)  
(if foreign priority is claimed)
15. ☐ Applicant claims small entity status.  
See 37 CFR 1.27
16. ☐ Nonpublication Request under  
35 U.S.C. 122(b)(2)(B)(i). Applicant must attach form  
PTO/SB/35 or its equivalent.
17. ☒ Other: Submission Notice Regarding Priority Document(s)

112991 U.S. PTO  
11/205121

081705

18. If a CONTINUING APPLICATION, check appropriate box, and supply the requisite information below:

☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application no.:

Prior application information: Examiner: Group Art Unit:

For CONTINUATION OR DIVISIONAL APPS only: The entire disclosure of the prior application, from which an oath or declaration is supplied under Box 4b, is considered a part of the accompanying continuation or divisional application and is hereby incorporated by reference. The incorporation can only be relied upon when a portion has been inadvertently omitted from the submitted application parts.**19. CORRESPONDENCE ADDRESS**

Customer Number

22850

(703) 413-3000

FACSIMILE: (703) 413-2220

Name:	Masayasu Mori	Registration No.:	47,301
Signature:		Date:	8-17-05
Name:	C. Irvin McClelland	Registration No.:	

Registration Number 21,124



Deposit No. 276900US90

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

INVENTOR(S) Jun HAISHIMA

SERIAL NO: New Application

FILING DATE: Herewith

FOR: INFORMATION PROCESS DEVICE

**FEE TRANSMITTAL**

COMMISSIONER FOR PATENTS  
ALEXANDRIA, VIRGINIA 22313

FOR	NUMBER FILED	NUMBER EXTRA	RATE	CALCULATIONS
TOTAL CLAIMS	3 - 20 =	0	x \$50 =	\$0.00
INDEPENDENT CLAIMS	1 - 3 =	0	x \$200 =	\$0.00
UTILITY APPLICATION SIZE FEE	11 - 100 =	0 (each addtl. 50 sheets over 100)	x \$250 =	\$0.00
<input type="checkbox"/> MULTIPLE DEPENDENT CLAIMS (If applicable)			+ \$360 =	\$0.00
<input type="checkbox"/> LATE FILING OF DECLARATION			+ \$130 =	\$0.00
<input checked="" type="checkbox"/> FILING FEE (\$300.00)	<input checked="" type="checkbox"/> SEARCH FEE (\$500.00)	<input checked="" type="checkbox"/> EXAMINATION FEE (\$200.00)	BASIC FEES	\$1,000.00
TOTAL OF ABOVE CALCULATIONS				\$1,000.00
<input type="checkbox"/> REDUCTION BY 50% FOR FILING BY SMALL ENTITY				\$0.00
<input type="checkbox"/> FILING IN NON-ENGLISH LANGUAGE			+ \$130 =	\$0.00
<input checked="" type="checkbox"/> RECORDATION OF ASSIGNMENT			+ \$40 =	\$40.00
TOTAL				\$1,040.00

- ☐ Please charge Deposit Account No. 15-0030 in the amount of **\$0.00** A duplicate copy of this sheet is enclosed.
- ☐ A check in the amount of **\$0.00** to cover the filing fee is enclosed.

- ☒ Credit card payment form is attached to cover the filing fee in the amount of **\$1,040.00**
- ☒ The Director is hereby authorized to charge any additional fees which may be required for the papers being filed herewith and for which no check or credit card payment is enclosed herewith, or credit any overpayment to Deposit Account No. 15-0030. A duplicate copy of this sheet is enclosed.

Respectfully Submitted,

OBLON, SPIVAK, McCLELLAND,  
MAIER & NEUSTADT, P.C.

Masayasu Mori

Registration No. 47,301

Date: 8-17-05

Customer Number  
**22850**

Tel. (703) 413-3000  
Fax. (703) 413-2220  
(OSMMN 12/04)

**C. Irvin McClelland**  
Registration Number 21,124



## INFORMATION PROCESS DEVICE

### CROSS-REFERENCE TO THE RELATED APPLICATION (S)

This application is based upon and claims a priority from the prior Japanese  
5 Patent Application No. 2004-245377 filed on August, 25, 2004, the entire contents of  
which are incorporated herein by reference.

### BACKGROUND OF THE INVENTION

#### 1. Field of the Invention

10 The present invention relates to an information process device in which a  
fault in hardware or software is inspected.

#### 2. Description of Related Art

In a conventional information process device, data and programs required in  
calculation or control are stored in one memory area of a memory device such as a  
15 hard disk and a program for inspecting whether or not a fault such as damage,  
change or falsification occurs in the programs or data (hereinafter, abbreviated as  
"fault inspection program") is stored in the other memory area in the same memory  
device, as disclosed in Unexamined Japanese Publication No. 2003-331236.

Therefore, in a case that the damage occurs in the memory device, there is  
20 fear that the fault inspection program is also damaged. At that time, it cannot be  
guaranteed that the fault inspection program properly operates.

### SUMMARY OF THE INVENTION

In order to dissolve the above problems, the present invention has been done  
25 and has an object to provide an information process device in which it can be  
guaranteed that a fault inspection program properly operates even if a fault occurs in  
a memory device which is inspected through the fault inspection program.

In order to accomplish the above object, according to one aspect of the present  
invention, it is provided an information process device comprising:

30 a first memory device for storing a boot program executed when the  
information process device is started to operate;

a mother board on which the first memory device is provided;

a second memory device for storing an application program, the second memory device being connected to the mother board;

a control device for executing a fault inspection program to inspect whether or not a fault occurs in the second memory device;

5        wherein the fault inspection program is stored in the first memory device; and

wherein the control device executes the fault inspection program when the information process device is started to operate.

10        According to the information process device of the present invention, the fault inspection program is stored in the first memory device on the mother board which is independent from the second memory device, thereby even if the fault occurs in the second memory device, it can be guaranteed that the fault inspection program properly operates.

15        The above and further objects and novel features of the invention will more fully appear from the following detailed description when the same is read in connection with the accompanying drawings. It is to be expressly understood, however, that the drawings are for purpose of illustration only and not intended as a definition of the limits of the invention.

## 20        BRIEF DESCRIPTION OF THE DRAWINGS

The accompanying drawings, which are incorporated in and constitute a part of this specification illustrate embodiments of the invention and, together with the description, serve to explain the objects, advantages and principles of the invention.

In the drawings,

25        Fig. 1 is a block diagram of an information process device according to the embodiment,

Fig. 2 is a flowchart of a start program executed when the information process device is started to operate, and

30        Fig. 3 is a perspective view of the information process device according to the embodiment.

## DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Hereinafter, the embodiment according to the present invention will be described with reference to the drawings.

Fig. 1 is a block diagram of the embodiment according to the present invention. Fig. 3 is a perspective view of an information process device of the embodiment. As shown in Fig. 3, although the information process device 1 is a gaming machine for business use, such gaming machine utilizes an operating system (OS) which is generally used in a personal computer on sale. And under an operation circumstances thereof, a game soft program stored in a hard disk mentioned later is operated.

And as shown in Fig. 1, in the information process device 1 according to the embodiment, a CPU 12, a ROM 13, a RAM 14, a bus 15, connectors 16, 17, a port 18, extended slots 19, 20 are provided on a mother board 11.

The CPU 12 controls the information process device 1 of the embodiment and executes various programs. Therefore, the CPU 12 corresponds to a control device.

And the ROM 13 is a nonvolatile memory in which various control programs are stored, such control programs being required when the information process device 1 of the embodiment is started to operate. The ROM 13 corresponds to a first memory device. And in the ROM 13, as shown in Fig. 1, a boot program storing area 13a for storing a boot program, a fault inspection program storing area 13b for storing a fault inspection program and a start program storing area 13c for storing a start program are formed.

Here, the boot program stored in the boot program storing area 13a, the fault inspection program stored in the fault inspection program storing area 13b and the start program stored in the start program storing area 13c will be described hereinafter.

Further, the RAM 14 is a memory for temporarily storing various data calculated when the CPU 12 executes programs.

The bus 15 is constructed from a PCI bus in which a bridge circuit for frequency change is formed, and becomes a common signal bus through which transmission and receipt of signals are conducted among the CPU 12, the ROM 13, the RAM 14, the connectors 16, 17, the port 18 and the extended slots 19, 20.

The connector 16 is a device to connect an output device 21 required when the

game soft program is operated, to the mother board 11.

Here, the output device 21 connected to the connector 16 is constructed from a liquid crystal display (see the reference number 21 in Fig. 3) and a sound output device (not shown) such as a speaker. Instead of the liquid crystal display (see the  
5 reference number 21 in Fig. 3), a CRT display and the like may be used.

The connector 17 is a device to connect an input device required when the game soft program is operated, to the mother board 11. Here, the input device 22 is constructed from a control panel 22 (see Fig. 3) provided with a plurality of button switches (not shown). The input device 22 may include the other devices such as a  
10 keyboard, a mouse and the like, and according to contents of the game soft program, a joystick and the like may be connected to the connector 17. And in Fig. 1, although only one connector 17 is shown, if a plurality of input devices 22 are used, plural connectors 17 are provided respectively corresponding to each of the input devices 22.

And a hard disk 24 (HDD) is connected to the port 18 through a flat cable 23.

And in the hard disk 24 connected to the port 18, there are formed an  
15 operating system (OS) storing area 24a for storing the OS, an extended BIOS (Basic Input Output System) storing area 24b for storing an extended BIOS and an application storing area 24c for storing an application program which is the game soft program. Therefore, the hard disk 24 corresponds to a second memory device.

And the extended slot 19 is an insertion slot to connect a video board 25 to  
20 the mother board 11.

Here, the video board 25 connected to the mother board 11 through the extended slot 19 is a board having a graphics-accelerator to display figures and characters on the liquid crystal display (see the reference number 21 in Fig. 3) which  
25 is one of the output devices 21. The video board 25 can conduct performance with a resolution level and a graphics describing speed so that the operation of the game soft program in the information process device 1 of the embodiment can be properly executed.

And the extended slot 20 is an insertion slot to connect a sound board 26 to  
30 the mother board 11.

Here, the sound board 26 connected to the mother board 11 through the extended slot 20 is a board having a chip such as FM sound source and PCM sound

source to output sounds from the speaker (not shown) which is one of the output devices 21. The sound board 26 can conduct performance so that the operation of the game soft program in the information process device 1 of the embodiment can be properly executed.

5       Next, with reference to a flowchart shown in Fig. 2, it will be described an operation executed when the information process device 1 according to the embodiment is started to operate. Fig. 2 is a flowchart of a start program executed when the information process device 1 is started to operate.

10       In the information process device 1 of the embodiment, when the device 1 is started to operate, the start program stored in the start program storing area 13c of the ROM 13 is executed by the CPU 12.

That is to say, as shown in Fig. 2, when the start program is executed, at first in S11, a boot program is executed.

15       Here, the boot program is a program stored in the boot program storing area 13a of the ROM 13, and based on the boot program, initialization of various devices including the extended BIOS (Basic Input Output System) in the hard disk 24 and the OS (Operating System) in the hard disk 24 is executed.

20       At that time, since the OS (Operating System) in the hard disk 24 is loaded in the RAM 14 and started to operate, the ROM 13 may be called as a boot ROM at this point of view.

Next, when procedure of the start program shifts to S12, the fault inspection program is executed.

25       Here, the fault inspection program is a program stored in the fault inspection program storing area 13b and through which a fault inspection in the hard disk 24 is executed. Concretely, according to the fault inspection program, it is inspected whether or not a damage occurs in the hard disk 24 or whether or not change or falsification of the program stored in the hard disk 24 is conducted.

30       Next, when procedure of the start program shifts to S13, it is determined whether or not a fault occurs in the hard disk 24. This determination is conducted based on an execution result of the fault inspection program obtained in S12.

At that time, if it is determined that the fault does not occur in the hard disk 24 (S13: NO), procedure shifts to S14, thereafter the application program stored in

the hard disk 24 is loaded in the RAM 14 and execution of the application program is started. On the other hand, if it is determined that the fault occurs in the hard disk 24 (S13: YES), procedure shifts to S15 and error display is conducted on the liquid crystal display (see the reference number 21 in Fig. 3) which is one of the output devices 21.

As mentioned, in the information process device 1 according to the embodiment, as shown in Fig. 1, the fault inspection program is stored in the fault inspection program storing area 13b of the ROM 13 on the mother board 11 independently from the hard disk 24, thereby even if a fault occurs in the hard disk 24 which is inspected by the fault inspection program, it can be guaranteed that the fault inspection program properly operates.

And as shown in Fig. 3, the information process device 1 of the embodiment is used as the gaming machine for business use, and as shown in Fig. 2, the fault inspection program stored in the ROM 13 is executed at the time that the information process device 1 is started to operate and the fault inspection in the hard disk 24 is executed before games are started. Therefore, measures to avoid troubles during gaming can be taken beforehand, without giving displeasure to a player of the gaming machine for business use.

Here, the present invention is not limited to the embodiment mentioned in the above and various modifications can be conducted within the scope of the present invention.

For example, as shown in Fig. 3, although the information process device 1 of the embodiment is used as the gaming machine for business use, the information process device 1 may be adopted for a personal computer on sale. In this case, the keyboard, the mouse or the joystick may be utilized as the input device, instead of the control panel 22.

And in the information process device 1 of the embodiment, although the hard disk 24 is used as the second memory device, a flash memory in which contents can be changed and stored may be used. In this case, the fault inspection program inspects whether or not a fault occurs in the flash memory.

The present invention can be adopted for the fault inspection in the information process device.

WHAT IS CLAIMED IS:

1. An information process device comprising:
  - a first memory device for storing a boot program executed when the
  - 5 information process device is started to operate;
  - a mother board on which the first memory device is provided;
  - a second memory device for storing an application program, the second
  - memory device being connected to the mother board;
  - a control device for executing a fault inspection program to inspect whether
  - 10 or not a fault occurs in the second memory device;
  - wherein the fault inspection program is stored in the first memory device;
  - and
  - wherein the control device executes the fault inspection program when the
  - information process device is started to operate.
  - 15
2. The information process device according to claim 1, wherein the first
- memory device is a ROM provided on the mother board,
- wherein the second memory device is a hard disk which is independent from
- the mother board, and
- 20 wherein the control device executes the fault inspection program stored in
- the ROM to inspect whether or not the fault occurs in the hard disk.
3. The information process device according to claim 1, wherein the information
- process device is utilized as a gaming machine for business use.

ABSTRACT OF THE DISCLOSURE

In the information process device 1, the fault inspection program is stored in the fault inspection program area 13b of the ROM 13 provided on the mother board 11 which is independently arranged from the hard disk 24, thereby even if a fault occurs in the hard disk 24 which is inspected by the fault inspection program, it can be guaranteed that the fault inspection program properly operates.



1/3

FIG.1




FIG.2





FIG.3



## Declaration and Power of Attorney For Patent Application

### 特許出願宣言書及び委任状

### Japanese Language Declaration

### 日本語宣言書

下記の氏名の発明者として、私は以下の通り宣言します。

私の住所、郵便の宛先、国籍は下記の私の氏名の後に記載された通りです。

下記の名称の発明に関して請求範囲に記載され、特許出願している発明内容について、私が最初かつ唯一の発明者（下記の氏名が一つの場合）もしくは最初かつ共同発明者（下記の名称が複数の場合）であると信じています。

上記発明の明細書は、

☐ 本書に添付されています。

☐ \_\_\_\_ 月 \_\_\_\_ 日に提出され、米国出願番号または特許協定条約国際出願番号を

\_\_\_\_ とし、

(該当する場合) \_\_\_\_ に訂正されました。

私は、特許請求範囲を含む上記訂正後の明細書を検討し、内容を理解していることをここに表明します。

私は、連邦規則法典第37編第1条56項に定義されるとおり、特許資格の有無について重要な情報を開示する義務があることを認めます。

As a below named inventor, I hereby declare that:

My residence, mailing address and citizenship are as stated next to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled.

#### INFORMATION PROCESS DEVICE

the specification of which

☐ is attached hereto.

☐ was filed on \_\_\_\_  
as United States Application Number or PCT  
International Application Number

\_\_\_\_ and was amended on

\_\_\_\_ (if applicable)

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, § 1.56.

# Japanese Language Declaration (日本語宣言書)

私は、米国法典第 35 条 119 条(a) - (d)項又は 365 条 (b) 項に基づき下記の、米国以外の国の少なくとも一カ国を指定している特許協力条約 365(a)項に基づく国際出願、又は外国での特許出願もしくは発明特許の出願についての外国優先権をここに主張するとともに、優先権を主張している、本出願の前に出願された特許または発明特許の外国出願を以下に、枠内をマークすることで、示しています。

Prior Foreign Application(s)  
外国での先行出願

2004-245337 (Number) (番号)	Japan (Country) (国名)
_____ (Number) (番号)	_____ (Country) (国名)

私は、第 35 条米国法典 119 条 (e) 項に基づいて下記の米国特許出願規定に記された権利をここに主張いたします。

_____ (Application No.) (出願番号)	_____ (Filing Date) (出願日)
--------------------------------------	---------------------------------

私は、下記の米国法典第 35 条 120 条に基づいて下記の米国特許出願に記された権利、又は米国を指定している特許協力条約 365 条 (c) に基づく権利をここに主張します。また、本出願の各請求項の内容が米国法典第 35 条 112 条第 1 項又は特許協力条約で規定された方法で先行する米国特許出願に図示されていない限り、その先行米国出願提出日以降で本出願の日本国内または特許協力条約国際提出日までの期間中に入手された、連邦規則法典第 37 条 1 条 56 項で定められた特許資格の有無に関する重要な情報について図示義務があることを図示しています。

_____ (Application No.) (出願番号)	_____ (Filing Date) (出願日)
_____ (Application No.) (出願番号)	_____ (Filing Date) (出願日)

私は、私自身の知識に基づいて本宣言書中で私が行なう発明が真実であり、かつ私の入手した情報と私の信じていることに基づく発明が全て真実であると信じていること、さらに故意になされた虚偽の発明及びそれと同等の行為は米国法典第 18 条第 1001 条に基づき、罰金または拘禁、もしくはその両方により処罰されること、そしてそのような故意による虚偽の声明を行えば、出願した、又は既に許可された特許の有効性が失われることを図示し、よってここに上述のごとく宣言を致します。

I hereby claim foreign priority under Title 35, United States Code, § 119 (a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or § 365(a) of any PCT International application which designated at least one country other than the United States, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or PCT International application having a filing date before that of the application on which priority is claimed.

Priority Claimed  
優先権主張

25 August 2004 (Day/Month/Year Filed) (出願年月日)	<input checked="" type="checkbox"/> Yes はい	<input type="checkbox"/> No いいえ
_____ (Day/Month/Year Filed) (出願年月日)	<input type="checkbox"/> Yes はい	<input type="checkbox"/> No いいえ

I hereby claim the benefit under Title 35, United States Code, § 119(e) of any United States provisional application(s) listed below.

_____ (Application No.) (出願番号)	_____ (Filing Date) (出願日)
--------------------------------------	---------------------------------

I hereby claim the benefit under Title 35, United States Code, § 120 of any United States application(s), or § 365(c) of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, § 1.56 which became available between the filing date of the prior application and the national or PCT International filing date of this application.

\_\_\_\_\_  
(Status: Patented, Pending, Abandoned)  
(現況: 特許許可済、係属中、放棄済)

\_\_\_\_\_  
(Status: Patented, Pending, Abandoned)  
(現況: 特許許可済、係属中、放棄済)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

## Japanese Language Declaration (日本語宣言書)

委任状：私は下記の発明者として、本出願に関する一切の手続きを米特許商標局に対して遂行する弁理士または代理人として、下記の者を指名いたします。  
(弁理士、または代理人の指名及び登録番号を明記のこと)

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith: (list name and registration number)

**022850**

書類送付先

Send Correspondence to:

**022850**

直接電話連絡先：(名前及び電話番号)

Direct Telephone calls to: (name and telephone number)

**(703) 413-3000**

単独発明者または第一の共同発明者の氏名	Full name of sole or first inventor Jun HAISHIMA
発明者の署名 日付	Inventor's signature Date 8/11/2005 
住所	Residence Tokyo, Japan
国籍	Citizenship Japanese
郵便の宛先	Mailing Address 3-1-25, Ariake, Koto-ku, Tokyo 135-0063 Japan

PATENT APPLICATION SERIAL NO. \_\_\_\_\_

U.S. DEPARTMENT OF COMMERCE  
PATENT AND TRADEMARK OFFICE  
FEE RECORD SHEET

08/18/2005 YPOLITE1 00000029 11205121

01 FC:1011	300.00 OP
02 FC:1111	500.00 OP
03 FC:1311	200.00 OP

PTO-1556  
(5/87)

\*U.S. Government Printing Office: 2002 — 489-257/89033

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

# PATENT APPLICATION FEE DETERMINATION RECORD

Substitute for Form PTO-875 Effective December 8, 2004

Application or District Number

11205121

## APPLICATION AS FILED - PART I

(Column 1)

(Column 2)

### SMALL ENTITY

OR

### OTHER THAN SMALL ENTITY

FOR	NUMBER FILED	NUMBER EXTRA
BASIC FEE (37 CFR 1.16(a), (b), or (c))	N/A	N/A
SEARCH FEE (37 CFR 1.16(b), (i), or (m))	N/A	N/A
EXAMINATION FEE (37 CFR 1.16(a), (p), or (q))	N/A	N/A
TOTAL CLAIMS (37 CFR 1.16(i))	3 minus 20 =	0
INDEPENDENT CLAIMS (37 CFR 1.16(h))	1 minus 3 =	0
APPLICATION SIZE FEE (37 CFR 1.16(e))	If the specification and drawings exceed 100 sheets of paper, the application size fee due is \$250 (\$125 for small entity) for each additional 50 sheets or fraction thereof. See 35 U.S.C. 41(a)(1)(G) and 37 CFR 1.16(s).	
MULTIPLE DEPENDENT CLAIM PRESENT (37 CFR 1.16(j))		

RATE (\$)	FEE (\$)
N/A	150.00
N/A	\$250
N/A	\$100
X\$ 25 =	
X100 =	
+180=	
TOTAL	

RATE (\$)	FEE (\$)
N/A	300.00
N/A	\$500
N/A	\$200
X\$50 =	
X200 =	
+360=	
TOTAL	1000

\* If the difference in column 1 is less than zero, enter "0" in column 2.

## APPLICATION AS AMENDED - PART II

(Column 1)

(Column 2)

(Column 3)

### SMALL ENTITY

OR

### OTHER THAN SMALL ENTITY

AMENDMENT A	CLAIMS REMAINING AFTER AMENDMENT	HIGHEST NUMBER PREVIOUSLY PAID FOR	PRESENT EXTRA
Total (37 CFR 1.16(i))	Minus	**	=
Independent (37 CFR 1.16(h))	Minus	***	=
Application Size Fee (37 CFR 1.16(s))			
FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM (37 CFR 1.16(j))			

RATE (\$)	ADDITIONAL FEE (\$)
X\$ 25 =	
X100 =	
+180=	
TOTAL ADD'L FEE	

RATE (\$)	ADDITIONAL FEE (\$)
X\$50 =	
X200 =	
+360=	
TOTAL ADD'L FEE	

(Column 1)

(Column 2)

(Column 3)

### SMALL ENTITY

OR

### OTHER THAN SMALL ENTITY

AMENDMENT B	CLAIMS REMAINING AFTER AMENDMENT	HIGHEST NUMBER PREVIOUSLY PAID FOR	PRESENT EXTRA
Total (37 CFR 1.16(i))	Minus	**	=
Independent (37 CFR 1.16(h))	Minus	***	=
Application Size Fee (37 CFR 1.16(s))			
FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM (37 CFR 1.16(j))			

RATE (\$)	ADDITIONAL FEE (\$)
X\$ 25 =	
X100 =	
+180=	
TOTAL ADD'L FEE	

RATE (\$)	ADDITIONAL FEE (\$)
X\$50 =	
X200 =	
+360=	
TOTAL ADD'L FEE	

\* If the entry in column 1 is less than the entry in column 2, write "0" in column 3.

\*\* If the "Highest Number Previously Paid For" IN THIS SPACE is less than 20, enter "20".

\*\*\* If the "Highest Number Previously Paid For" IN THIS SPACE is less than 3, enter "3".

The "Highest Number Previously Paid For" (Total or Independent) is the highest number found in the appropriate box in column 1.

This collection of information is required by 37 CFR 1.16. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1460, Alexandria, VA 22313-1460.



## APPLICATION DATA SHEET

### APPLICATION INFORMATION

Application Type:: REGULAR  
Subject Matter:: UTILITY  
CD-ROM or CD-R?: NONE  
Title:: INFORMATION PROCESS DEVICE  
Attorney Docket Number:: 276900US90  
Total Drawing Sheets:: 3  
Small Entity?: NO

### INVENTOR INFORMATION

Applicant Authority Type:: INVENTOR  
Primary Citizenship Country:: Japan  
Status:: FULL CAPACITY  
Given Name:: Jun  
Family Name:: HAISHIMA  
City of Residence:: Tokyo  
Country of Residence:: Japan  
Street of Mailing Address:: 3-1-25, Ariake, Koto-ku  
City of Mailing Address:: Tokyo  
Country of Mailing Address:: Japan  
Postal or Zip Code of Mailing Address:: 135-0063

### CORRESPONDENCE INFORMATION

Correspondence Customer Number:: 22850

### REPRESENTATIVE INFORMATION

Representative Customer Number:: 22850

### DOMESTIC PRIORITY INFORMATION

### FOREIGN PRIORITY INFORMATION

Application Number:	Country:	Filing Date:	Priority Claimed:
2004-245337	Japan	08/25/04	YES

## ASSIGNMENT INFORMATION

Assignee Name::	Aruze Corp.
Street of Mailing Address::	3-1-25, Ariake, Koto-ku
City of Mailing Address::	Tokyo
Country of Mailing Address::	Japan
Postal or Zip Code of Mailing Address::	135-0063

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

IN RE APPLICATION OF: Jun HAISHIMA

SERIAL NO: New Application

GAU:

FILED: Herewith

EXAMINER:

FOR: INFORMATION PROCESS DEVICE

**INFORMATION DISCLOSURE STATEMENT UNDER 37 CFR 1.97**

COMMISSIONER FOR PATENTS  
ALEXANDRIA, VIRGINIA 22313

SIR:

Applicant(s) wish to disclose the following information.

**REFERENCES**

- ☒ The applicant(s) wish to make of record the references listed on the attached form PTO-1449. Copies of the listed references are attached, where required, as are either statements of relevancy or any readily available English translations of pertinent portions of any non-English language references.
- ☐ A check or credit card payment form is attached in the amount required under 37 CFR §1.17(p).

**RELATED CASES**

- ☐ Attached is a list of applicant's pending application(s), published application(s) or issued patent(s) which may be related to the present application. In accordance with the waiver of 37 CFR 1.98 dated September 21, 2004, copies of the cited pending applications are not provided. Cited published and/or issued patents, if any, are listed on the attached PTO form 1449.
- ☐ A check or credit card payment form is attached in the amount required under 37 CFR §1.17(p).

**CERTIFICATION**

- ☐ Each item of information contained in this information disclosure statement was first cited in any communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of this statement.
- ☐ No item of information contained in this information disclosure statement was cited in a communication from a foreign patent office in a counterpart foreign application or, to the knowledge of the undersigned, having made reasonable inquiry, was known to any individual designated in 37 CFR §1.56(c) more than three months prior to the filing of this statement.

**DEPOSIT ACCOUNT**

- ☒ Please charge any additional fees for the papers being filed herewith and for which no check or credit card payment is enclosed herewith, or credit any overpayment to deposit account number 15-0030. A duplicate copy of this sheet is enclosed.

Respectfully submitted,

OBLON, SPIVAK, McCLELLAND,  
MAIER & NEUSTADT, P.C.



Masayasu Mori

Registration No. 47,301

C. Irvin McClelland  
Registration Number 21,124

Customer Number

**22850**

Tel. (703) 413-3000  
Fax. (703) 413-2220  
(OSMMN 05/03)

Form PTO 1449 (Modified)		U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE		ATTY DOCKET NO. 276900US90		SERIAL NO. New Application	
LIST OF REFERENCES CITED BY APPLICANT				APPLICANT Jun HAISHIMA			
				FILING DATE Herewith		GROUP	
U.S. PATENT DOCUMENTS							
EXAMINER INITIAL	AA	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE IF APPROPRIATE
	AB						
	AC						
	AD						
	AE						
	AF						
	AG						
	AH						
	AI						
	AJ						
	AK						
	AL						
	AM						
	AN						
FOREIGN PATENT DOCUMENTS							
		DOCUMENT NUMBER	DATE	COUNTRY	TRANSLATION YES                      NO		
	AO	2003-330793	11/21/2003	Japan (with English Abstract)			X
	AP	2003-331236	11/21/2003	Japan (with English Abstract)			X
	AQ						
	AR						
	AS						
	AT						
	AU						
	AV						
OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, etc.)							
	AW						
	AX						
	AY						
	AZ						<input type="checkbox"/> Additional References sheet(s) attached
Examiner					Date Considered		
*Examiner: Initial if reference is considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.							

## PATENT ABSTRACTS OF JAPAN

(11)Publication number : 2003-330793  
 (43)Date of publication of application : 21.11.2003

(51)Int.Cl.

G06F 12/08  
 G06F 12/06  
 G06F 12/16

(21)Application number : 2002-139065  
 (22)Date of filing : 14.05.2002


(71)Applicant : CANON INC  
 (72)Inventor : KAWANABE TETSUYA  
 AICHI TAKAO  
 MASUMOTO KAZUYUKI  
 SUWA TETSUYA  
 HAMAMOTO AKIHIKO  
 HIBI MAKOTO  
 OSHIMA MASATO  
 GOTOU FUMIHIRO  
 ONO MITSUHIRO

## (54) INFORMATION PROCESSOR AND CONTROL METHOD THEREOF

## (57)Abstract:

PROBLEM TO BE SOLVED: To solve the problem in conventional equipment that a DRAM to be checked is used, prior to the check of the DRAM to be checked, to execute a check program therefor, and this contradicts the purpose of operation test of the DRAM.

SOLUTION: This information processor has a CPU, an IRAM 3002a connected to the local bus of the CPU, and a ROM and RAM connected to the external bus of the CPU. This processor further has a cache controller 3101 for varying the memory capacity to be used as cache memory according to the operation mode of the device of the memory capacity of the IRAM 3002a to make the IRAM 3002a usable as cache memory. Programs or data are stored in the memory area other than that used as the cache memory in the IRAM 3002a, and the check program stored in the IRAM 3002a is executed to perform a memory check.



## LEGAL STATUS

[Date of request for examination]

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

(51) Int. Cl. <sup>7</sup>	識別記号	F I	テーマコード (参考)
G06F 12/08	543	G06F 12/08	543 C 5B005
	523		523 C 5B018
	551		551 H 5B060
12/06	522	12/06	522 B
12/16	330	12/16	330 B
審査請求 未請求 請求項の数 6 O L (全14頁)			

(21) 出願番号 特願2002-139065 (P 2002-139065)

(22) 出願日 平成14年5月14日 (2002. 5. 14)

(71) 出願人 000001007

キヤノン株式会社

東京都大田区下丸子3丁目30番2号

(72) 発明者 河鍋 哲也

東京都大田区下丸子3丁目30番2号 キヤ  
ノン株式会社内

(72) 発明者 愛知 孝郎

東京都大田区下丸子3丁目30番2号 キヤ  
ノン株式会社内

(74) 代理人 100076428

弁理士 大塚 康德 (外3名)


最終頁に続く

## (54) 【発明の名称】 情報処理装置及びその制御方法

## (57) 【要約】

【課題】 チェック対象のDRAMをチェックする前に、そのチェックプログラムを実行するためにチェック対象のDRAMを使うことになってしまい、DRAMの動作テストという目的からすると矛盾したことになる。

【解決手段】 CPUと、CPUのローカルバスに接続されたIRAM3002aと、CPUの外部バスに接続されたROM及びRAMを備えた情報処理装置であって、IRAM3002aのメモリ容量の内、装置の動作モードに応じてキャッシュメモリとして使用するメモリ容量を可変にしてIRAM3002aをキャッシュメモリとして利用可能にするキャッシュコントローラ3101を有し、IRAM3002aにおけるキャッシュメモリとして使用される以外のメモリ領域にプログラムやデータを格納し、そのIRAM3002aに格納されたチェックプログラムを実行してメモリチェックを行う。



## 【特許請求の範囲】

【請求項 1】 CPUと、当該CPUのローカルバスに接続された内蔵メモリと、前記CPUの外部バスに接続されたROM及びRAMを備えた情報処理装置であつて、

前記内蔵メモリのメモリ容量の内、前記装置の動作モードに応じてキャッシュメモリとして使用するメモリ容量を可変にして前記内蔵メモリをキャッシュメモリとして利用可能にするキャッシュコントローラと、

前記内蔵メモリにおける前記キャッシュメモリとして使用される以外のメモリ領域にデータを格納するデータ格納制御手段と、を有することを特徴とする情報処理装置。

【請求項 2】 前記データ格納制御手段は、前記メモリ領域に前記動作モードの情報を記憶することを特徴とする請求項 1 に記載の情報処理装置。

【請求項 3】 前記RAMのメモリチェックが指示されると、前記ROMに記憶されているチェック用プログラムを前記内蔵メモリにコピーする手段を有し、前記CPUは前記内蔵メモリにコピーされた前記チェック用プログラムに基づいて前記RAMのメモリチェックを実行することを特徴とする請求項 1 に記載の情報処理装置。

【請求項 4】 CPUと、当該CPUのローカルバスに接続された内蔵メモリと、前記CPUの外部バスに接続されたROM及びRAMを備えた情報処理装置における制御方法であつて、

前記内蔵メモリのメモリ容量の内、前記装置の動作モードに応じてキャッシュメモリとして使用するメモリ容量を可変にして前記内蔵メモリをキャッシュメモリとして利用する工程と、

前記内蔵メモリにおける前記キャッシュメモリとして使用される以外のメモリ領域にデータを格納するデータ格納制御工程と、を有することを特徴とする情報処理装置における制御方法。

【請求項 5】 前記データ格納制御工程では、前記メモリ領域に前記動作モードの情報を記憶することを特徴とする請求項 4 に記載の制御方法。

【請求項 6】 前記RAMのメモリチェックが指示されると、前記ROMに記憶されているチェック用プログラムを前記内蔵メモリにコピーし、前記CPUは前記内蔵メモリにコピーされた前記チェック用プログラムに基づいて前記RAMのメモリチェックを実行することを特徴とする請求項 4 に記載の制御方法。

## 【発明の詳細な説明】

## 【0001】

【発明の属する技術分野】 本発明は、CPUの内蔵メモリをキャッシュメモリとして使用する情報処理装置とその制御方法に関するものである。

## 【0002】

【従来の技術】 近年、複数の機能モジュールを備える情

報処理装置では、ROM上にプログラムやデータを記憶しておき、CPUがそのROMからプログラムやデータを逐次読み出して実行することにより所望の制御を行っている。また今日では、これら機器における機能が多種多様になってきている。例えば従来のプリンタ装置にメモリカードのスロットを設けて、そのスロットに装着されたメモリカードに記憶されている画像情報を読み出し、その画像情報に対してプリンタ自身で色処理など施して画像を記録するフォトダイレクトプリンタ装置がある。このような機器は、その処理スピードの高速化が望まれ、その機器を制御しているCPUの駆動周波数がROMやDRAMなどの外部メモリへのアクセススピードよりも早いものが使われることが多い。このような高速CPUを採用した機器では、キャッシュメモリを備えて、できるだけ外部メモリへのアクセス回数を減少させるとともにプログラムの読み出しやデータ読み書きの際のCPUウェイト時間を減少させている。

## 【0003】

【発明が解決しようとする課題】 このような従来の機器では、CPUがROMに書かれたプログラムを逐次読み出して実行する形式のもの（以後、従来例 1 と呼ぶ）、或いは、キャッシュメモリを備えた機器においては、機器の電源投入時などに、ROMに書かれたプログラムやデータなどを、一旦そのROMからDRAMにコピー或いは展開し、キャッシュメモリを併用してDRAMに記憶されたプログラムをCPUが実行する形式（以後、従来例 2 と呼ぶ）がある。

【0004】 このような機器において、製品の信頼性を向上させる目的で制御基板の動作テストなどが実施され、例えばCPUのワークメモリとして使用されるDRAMのリード／ライトチェックも必要になる。このようなチェックに際しては、従来例 1 の場合はDRAMへの読み書きをチェックするプログラムをROMに記憶しておき、このROMに書込まれているプログラムを実行してDRAMの読み書きテストをすることが考えられるが、この方式はCPUがROMから逐次プログラムを読み出し実行することになり、このチェックに要する時間が長くなるという問題がある。

【0005】 また従来例 2 の方式では、一度、ROMのプログラムをDRAMに展開する必要があり、チェック対象のDRAMをチェックする前に、そのチェックプログラムを実行するためにチェック対象のDRAMを使うことになってしまい、DRAMの動作テストという目的からすると矛盾したことになる。従って、もしも製造上の問題、或いはDRAM部品の不良によりDRAMが正常に動作できないときは、このような読み書きチェック自体も正常に行なわれなくなる。

【0006】 本発明は上記従来例に鑑みてなされたもので、高速メモリであるCPU内蔵メモリを効率良く使用して、処理の高速化を図った情報処理装置及びその制御

方法を提供することを目的とする。

#### 【0007】

【課題を解決するための手段】上記目的を達成するために本発明の情報処理装置は以下のような構成を備える。即ち、CPUと、当該CPUのローカルバスに接続された内蔵メモリと、前記CPUの外部バスに接続されたROM及びRAMを備えた情報処理装置であって、前記内蔵メモリのメモリ容量の内、前記装置の動作モードに応じてキャッシュメモリとして使用するメモリ容量を可変にして前記内蔵メモリをキャッシュメモリとして利用可能にするキャッシュコントローラと、前記内蔵メモリにおける前記キャッシュメモリとして使用される以外のメモリ領域にデータを格納するデータ格納制御手段と、を有することを特徴とする。

【0008】上記目的を達成するために本発明の情報処理装置における制御方法は以下のような工程を備える。即ち、CPUと、当該CPUのローカルバスに接続された内蔵メモリと、前記CPUの外部バスに接続されたROM及びRAMを備えた情報処理装置における制御方法であって、前記内蔵メモリのメモリ容量の内、前記装置の動作モードに応じてキャッシュメモリとして使用するメモリ容量を可変にして前記内蔵メモリをキャッシュメモリとして利用する工程と、前記内蔵メモリにおける前記キャッシュメモリとして使用される以外のメモリ領域にデータを格納するデータ格納制御工程と、を有することを特徴とする。

#### 【0009】

【発明の実施の形態】以下、添付図面を参照して本発明の好適な実施の形態を詳細に説明する。

【0010】〔装置本体の概略説明〕図1は、本発明の実施の形態に係るフォトダイレクトプリンタ装置1000の概観斜視図である。このフォトダイレクトプリンタ装置1000は、ホストコンピュータ（PC）からデータを受信して印刷する、一般的なPCプリンタとしての機能と、メモリカードなどの記憶媒体に記憶されている画像データを直接読み取って印刷したり、或いはデジタルカメラからの画像データを直接受信して印刷する機能を備えている。

【0011】図1において、本実施の形態に係るフォトダイレクトプリンタ装置1000の外殻をなす本体は、下ケース1001、上ケース1002、アクセスカバー1003及び排出トレイ1004の外装部材を有している。また、下ケース1001は、このプリンタ装置1000の略下半部を、上ケース1002は本体の略上半部をそれぞれ形成しており、両ケースの組合せによって内部に後述の各機構を収納する収納空間を有する中空体構造をなし、その上面部及び前面部にはそれぞれ開口部が形成されている。さらに、排出トレイ1004は、その一端部が下ケース1001に回転自在に保持され、その回転によって下ケース1001の前面部に形成される開

口部を開閉させ得るようになっている。このため、記録動作を実行させる際には、排出トレイ1004を前面側へと回転させて開口部を開成させることにより、ここから記録シートが排出可能となると共に、排出された記録シートを順次積載し得るようになっている。また、排紙トレイ1004には、2枚の補助トレイ1004a、1004bが収納されており、必要に応じて各トレイを手前に引き出すことにより、用紙の支持面積を3段階に拡大、縮小できるようになっている。

【0012】アクセスカバー1003は、その一端部が上ケース1002に回転自在に保持され、上面に形成される開口部を開閉し得るようになっており、このアクセスカバー1003を開くことによって本体内部に収納されている記録ヘッドカートリッジ（不図示）あるいはインクタンク（不図示）等の交換が可能となる。なお、ここでは特に図示しないが、アクセスカバー1003を開閉させると、その裏面に形成された突起がカバー開閉レバーを回転させるようになっており、そのレバーの回転位置をマイクロスイッチなどで検出することにより、アクセスカバーの開閉状態を検出できるようになっている。

【0013】また、上ケース1002の右側には、液晶表示部1006や各種キースイッチ等を備える操作パネル1010が設けられている。この操作パネル1010の構造は、図2を参照して詳しく後述する。1007は自動給送部で、記録シートを装置本体内部へと自動的に給送する。1008は紙間選択レバーで、記録ヘッドと記録シートとの間隔を調整するためのレバーである。1009はカードスロットで、ここにメモリカードを装着可能なアダプタが挿入され、このアダプタを介してメモリカードに記憶されている画像データを直接取り込んで印刷することができる。このメモリカード（PC）としては、例えばコンパクトフラッシュ（登録商標）メモリ、スマートメディア、メモリスティック等がある。1011はビューワ（液晶表示部）で、この装置本体に着脱可能であり、PCカードに記憶されている画像の中からプリントしたい画像を検索する場合などに、1コマ毎の画像やインデックス画像などを表示するのに使用される。1012は後述するデジタルカメラを接続するための端子、1013は、パーソナルコンピュータ（PC）を接続するためのUSBバスコネクタを示す。

【0014】図2は、本実施の形態に係る操作パネル1010の概観図である。

【0015】図において、液晶表示部1006には、その左右に印刷されている項目に関するデータを各種設定するためのメニュー項目が表示される。ここでに表示される項目としては、印刷したい範囲の先頭写真番号、指定コマ番号（開始／—指定）、印刷を終了したい範囲の最後の写真番号（終了）、印刷部数（部数）、印刷に使用する用紙（記録シート）の種類（用紙種類）、1枚の



用紙に印刷する写真の枚数設定（レイアウト）、印刷の品位の指定（品位）、撮影した日付を印刷するかどうかの指定（日付印刷）、写真を補正して印刷するかどうかの指定（画像補正）、印刷に必要な用紙枚数の表示（用紙枚数）等がある。これら各項目は、カーソルキー2001を用いて選択、或いは指定される。2002はモードキーで、このキー2002を押下する毎に、印刷の種類（インデックス印刷、全コマ印刷、1コマ印刷等）を切り替えることができ、これに応じてLED2003の対応するLEDが点灯される。2004はメンテナンスキーで、記録ヘッド1301のクリーニング等、プリンタのメンテナンスや印刷領域指定モードに入るためのキーである。2005は印刷開始キーで、印刷の開始を指示する時、或いはメンテナンスの設定を確立する際に押下される。2006は印刷中止キーで、印刷を中止させる時や、メンテナンスの中止を指示する際に押下される。

【0016】また、この操作パネル1010の上部には、押下可能な電源スイッチ（Powerスイッチ）2008及びレジュームスイッチ（Resume スイッチ）2007と、プリンタエンジン3004（図3）の動作状態を示す2色分のLED2009が配置されている。これらレジュームスイッチ2007、電源スイッチ2008からの各入力信号は、後述するASIC3001（図3）のスイッチI/Fモジュールの管理のもとにプリンタエンジン3004にも出力されている。

【0017】次に図3を参照して、本実施の形態に係るフォトダイレクトプリンタ装置1000の制御に係る主要部の構成を説明する。尚、この図3において、前述の図面と共通する部分は同じ記号を付与して、それらの説明を省略する。

【0018】図3において、3000は制御部（制御基板）を示している。3001はASIC（専用カスタムLSI）を示している。3002はCPUで、後述する装置全体の各種制御処理及び、画像処理等を担当している。また、CPU3002の内部には、2次キャッシュとしても動作可能な64kバイトの内蔵RAM（IRAM）3002aを併せもっている。3003はメモリで、CPU3002の制御プログラムを記憶する2MバイトのフラッシュROM（FlashROM）3003a、及び実行時のプログラムを記憶し、画像データなどを記憶するためのワークメモリとして機能する8MバイトのSDRAM3003bを有している。3004はプリンタエンジンで、ここでは、複数色のカラーインクを用いてカラー画像を印刷するインクジェットプリンタのプリンタエンジンが搭載されている。3005はデジタルカメラ3012を接続するためのポートとしてのUSBバスコネクタである。3006はビューワ1011を接続するためのコネクタである。3008はUSBバスハブ（USB HUB）で、このプリンタ装置1000がPC3010か

らの画像データに基づいて印刷を行う際には、PC3010からのデータをそのままスルーし、USBバス3021を介してプリンタエンジン3004に出力する。これにより、接続されているPC3010は、プリンタエンジン3004と直接、データや信号のやり取りを行って印刷を実行することができる（一般的なPCプリンタとして機能する）。3009は電源コネクタで、電源3013により、商用ACから変換された直流電圧を入力している。PC3010は一般的なパーソナルコンピュータ、3011は前述したメモ리카ード（PCカード）、3012はデジタルカメラである。

【0019】尚、この制御部3000とプリンタエンジン3004との間の信号のやり取りは、前述したUSBバス3021又はIEEE1284バス3022を介して行われる。

【0020】更に、制御部3000とプリンタエンジン3004の間には、電源スイッチ2008及びレジュームスイッチ2007からの信号状態を示す2本のスイッチ信号線3023、及びプリンタエンジン3004内部の制御モジュール（CPUやASIC）をリセットするためのエンジンリセット信号線3024が接続されている。2本のスイッチ信号線3023のそれぞれは、操作パネル1010に配置されたレジュームスイッチ2007、電源スイッチ2008のそれぞれの押下状態に対応した信号を伝えるが、後述するASIC3001内部のスイッチI/F機能部の設定に応じて、これらスイッチ2007、2008の押下状態を直接プリンタエンジン3004に伝送する（スルーモード）か、或いは、制御部3000によってエミュレートした信号としてプリンタエンジン3004に伝送する（CPUモード）かを選択可能になっている。

【0021】図4は、CPU3002の機能構成を示すブロック図である。

【0022】このCPU3002の内部には、命令コードフェッチ回路、演算ユニット、レジスタなどを含むCPUコア部3100と、キャッシュメモリを制御するキャッシュコントローラ3101と、フラッシュROM3003a、ASIC3001、SRAM3003bなどの外部メモリ空間へアクセスするためのバス制御回路を含めた外部メモリコントローラ3103と、2次キャッシュメモリとしても動作可能な64kバイトの高速メモリで構成されたIRAM3002aとを備えている。

【0023】なお、本実施の形態に係るキャッシュコントローラ3101では、IRAM3002a内に、16kバイト単位で2次キャッシュメモリとして使う領域をプログラム処理によりCPUコア3100が任意に設定できる。また、本実施の形態におけるキャッシュコントローラ3101は、1次キャッシュメモリとして、命令コードキャッシュ用とデータキャッシュ用にそれぞれ4kバイトのメモリを備えた所謂ハーバードアーキテク

構成となっている。キャッシュコントローラ3101は、CPUコア3100よりの命令コードを読み出し、データの読み書き要求に応じて、1次キャッシュにその命令コードやデータがあれば（ヒット）、その1次キャッシュから命令コードやデータの読み出しやデータの書き込みを高速に行うことができる。また1次キャッシュにその命令コードやデータがなく（ミスヒット）、2次キャッシュ（IRAM）にその命令コードやデータがあれば（ヒット）、その2次キャッシュからその命令やデータの読み出しやデータの書き込みを行い、ミスヒットしたときは外部メモリコントローラ3103を介して外部メモリ空間へのアクセスを行うようになっている。

【0024】このとき例えばSDRAM3003bへのアクセスは所定ワード数単位でバーストモードで高速に読み書きする。これとともに2次キャッシュ（IRAM）が有効な場合は、その2次キャッシュにその命令コードやデータを格納し、同時に1次キャッシュにその命令コードやデータを格納しておいて、CPUコア3100から要求された命令コードの読み出しやデータの読み書き動作を行う。尚、これら1次キャッシュ及び2次キャッシュ領域は有限なので、CPUコア3100からの要求により、1次キャッシュが溢れる場合には、その溢れてしまう命令コードやデータを1次キャッシュから2次キャッシュ（IRAM）に移動する。更に2次キャッシュが溢れる場合には、その溢れてしまうデータ中にSDRAM3003bへの未書き込みデータがあるときには、SDRAM3003bへ所定ワード数単位でバーストモードにより高速に書き込み動作させるキャッシュフラッシュ動作を行う。また、IRAM3002aにおける2次キャッシュ領域以外の領域も高速メモリとして使うこともできるようになっている。以上のような構成を採用することで、この装置における制御処理スピードを高速化している。

【0025】図5は、ASIC3001の構成を示すブロック図で、この図5においても、前述の図面と共通する部分は同じ記号を付与して、それらの説明を省略する。

【0026】4001はPCカードインターフェース（I/F）部で、装着されたPCカード3011に記憶されている画像データを読取ったり、或いはPCカード3011へのデータの書き込み等を行う。4002はIEEE1284インターフェース部で、プリンタエンジン3004との間のデータのやり取りを行う。このIEEE1284I/F部4002は、デジタルカメラ3012或いはPCカード3011に記憶されている画像データを印刷する場合に使用されるバスである。4003はUSBインターフェース部で、PC3010との間でのデータのやり取りを行う。4004はUSBホストインターフェース部で、デジタルカメラ3012との間でのデータのやり取りを行う。4005は操作パネル・イ

ンターフェース部で、操作パネル1010からの各種操作信号を入力したり、表示部1006への表示データの出力などを行う。4006はビューワ・インターフェース部で、ビューワ1011への画像データの表示を制御している。4007aおよび4007bは各種スイッチやLED4009等との間のインターフェースを制御するスイッチ・インターフェース部である。

【0027】4011は、プリンタエンジン3004のリセット制御を行うレジスタである。このエンジンリセット・レジスタ4011は、他のASIC内の各モジュールがリセットスタート（リセット信号により起動）後にはASIC3001によって自動的に初期化されるのとは異なり、リセットスタート後も自動的に初期化されることはなく、完全に電力供給がなくなった時に初めて初期化される。つまり、このレジスタ4011の設定値を参照することにより、単純なリセットスタートであるのか、或いはAC電源から電源3013を切り離す（電源供給断）ことによる純粋なハードリセットであるかを判別することができる。

【0028】本実施の形態においては、電源オン中に電源スイッチ2008が押下される（電源オフ指示）とプリンタエンジン部3004が電源オフ動作を開始する。そして、その電源オフ動作が終了するとその旨を検出して、図9のステップS19の電源断処理（PowerDown）に進み、スイッチI/F（4007a, b）を通して電源スイッチ2008の押下によるCPU3002にリセットを掛ける設定として、不要なクロック動作を停止させて省電力モードに移行する。この状態のときに電源スイッチ2008が再び押下されるとリセットが掛かり、システムが起動できるようになっている。4008はCPUインターフェース部で、CPU3002との間でのデータのやり取りの制御を行っている。4010はこれら各部を接続する内部バス（ASICバス）である。

【0029】上述したように本実施の形態に係るフォトダイレクトプリンタ装置1000では、CPU3002が、図3のメモリ3003に記憶された制御プログラムに従って、画像処理に加えて、装置の各部の制御をも実行している。

【0030】この制御プログラムは、機能モジュールごとにタスク化したマルチタスク形式で構成されており、そのタスク構成の主なものを示すと図6ようになる。

【0031】図6は、本実施の形態に係るフォトダイレクトプリンタ装置1000におけるタスクの構成を示すブロック図である。

【0032】図6において、8000はシステムコントロールタスクで、各タスク間でのイベント発行、イベントの終了に伴うシーケンス制御や排他処理等、システム全体の調停を行っている。8001はキーイベントタスクを示し、操作パネル1010のキー操作に基づいて、押下されたキーの解析等を行う。8002はLCD表示

部 1006 への表示タスクを示し、この表示タスクは表示部 1006 における UI 制御或はメッセージ表示要求等が発生した時点で起動され、表示部 1006 への表示制御を実行している。8003 は PC カード 3011 への読み書きによるデータの入出力により起動されるタスクを示す。8004 は USB バスを介して接続される PC 3010 からのデータ転送制御する USB プリンタタスクで、USB のプリンタ割り込みにより起動され、PC プリンタとしての機能を実行する。8005 は、システムコントロールタスク 8000 により起動される USB ストレージタスクで、USB I/F を通じて PC 3010 との間でコマンドやデータのやり取りを行い、PC 3010 の要求に応じ、PC カード部 8003 と連携して PC カード 3011 への読み書き制御を行う。また、システムコントロールタスク 8000 からのメッセージに応じて、下位タスクである USB コントロールタスク、USB バルクタスクの起動・終了を行う。8006 は擬似ホストタスクで、USB を介して接続されるデジタルカメラ 3012 からのデータの読込みや各種通信制御等を実行する。8007 はファイルタスクで、ファイルのオープン、クローズ、リード、ライト等の入出力制御を行う。

【0033】8008 はプリンタエンジン 3004 と接続されるセントロニクス・インターフェースの通信制御を行うセントロニクスタスクで、印刷データの DMA 送信、ステータス応答等を実行する。8009 は画像処理タスクで、RGB データを受取り、3D 処理、四面体補完、色変換やスケーリング及び誤差拡散処理などにより YMCK データを作成し、最終的にプリンタエンジン 3004 に出力するラスタイメージデータを作成する。8010 はページ・クリエイトタスクで、JPEG データを伸長して画像データに変換したり、或は BMP 形式のデータからイメージデータを作成したり、或は HTML 文書からイメージデータを作成するとともに、フォトデータの補正、階調補正等の画像処理や RGB データの作成等を行っている。8011 はビューワタスクで、ビューワ 1011 が接続されている状態で、ビューワ 1011 への表示制御を実行している。

【0034】次に、命令コードやデータを含む制御コードの、メモリマップ上での配置について、図 7 乃至図 8 に示すメモリマップを参照して説明する。

【0035】図 7 は、IRAM 3002a のメモリマップを説明する図で、それぞれの動作モードでの使用方法を IM1 ~ IM4 で示している。

【0036】図 8 は、フラッシュ ROM 3003a のメモリマップ (ROM) と、SDRAM 3003b のメモリマップ (SDRAM) を説明する図である。

【0037】上記制御コードは、電氣的に書き換え可能な 2M バイトのフラッシュ ROM 3003a に格納されていて、図 8 のメモリアップ (ROM) に示したよう

に、本実施の形態では、2M バイト中の上位 64 k バイト、つまり、P1 にリセットスタート時に必要な特殊コードを配置し、残り部分 (P2) には通常コード、つまり、後述する図 9 中のステップ S3 ~ S19 で示す処理用の制御コードなどを配置している。

【0038】特殊コード部 (P1) には、後述する図 10 (ローダ) 及び図 11 (スタートアップ) の制御フローで示されるプログラムが格納されており、1 k バイトのローダ (Loader) 部 (A1) と、7 k バイトのスタートアップ (StartUP) 部 (A2)、及び 56 k バイトのアップデート (Update) 部 (A3) とがある。

【0039】通常コード部 (P2) には、CPU の割り込みベクタ処理用のプログラム部分であるシステムベクタ (SystemVector) 部 (A4) と、P2 に格納してある後述の図 11 で説明する電源断 (PowerDown) 処理へ P1 からジャンプするためのアドレスなどを格納してあるジャンプテーブル (JTBL) (A5) と、電源断処理の制御コードを格納している PowerDown (A6) と、前述の図 6 を参照して説明した各タスクの制御コードを格納している通常プログラム部 (A7) と、データ部 (A8) と、及び、後述の図 11 で説明する RAM チェック処理用の制御コードを格納してあるチェッカー部 (A9) とが格納されている。

【0040】次に、前述の特殊コード (P1) と通常コード (P2) との関連について図 9 以降のフローチャートを参照して説明する。

【0041】図 9 は、本実施の形態に係るフォトダイレクトプリンタ装置 1000 の全体的な処理の流れを示すフローチャートである。

【0042】この処理は制御部 3000 のリセットが解除されることにより開始され、まずステップ S1 で、ハードウェアによって自動的にフラッシュ ROM 3003a の先頭から 1 k バイトのローダ部 (図 8 の A1) が、CPU 3002 の I RAM 3002a の先頭から 1 k バイト (図 7 の B1) にロードされ、I RAM 3002a の先頭番地からのローダ部の制御コードが実行される。このとき I RAM 3002a は、図 7 の IM1 で示すようにマッピングされていて、2 次キャッシュは禁止状態である。このようにしてステップ S1 より制御プログラムの実行を開始する。

【0043】このローダ部の制御コードに基づく処理を示すフローチャートが図 10 に示されている。

【0044】図 10 において、まずステップ S100 で、CPU 内臓レジスタの初期化を行い、次にステップ S101 に進み、図 7 の IM2 で示した B5 部分に、32 k バイトの 2 次キャッシュメモリ (L2Cache) 配置させる。次にステップ S102 に進み、フラッシュ ROM 3003a の図 8 の A2 に格納されているスタートアップ制御コードを I RAM 3002a の図 7 の B4 にロードする。そしてステップ S103 に進み、後述のスター

トアップ・プログラムなどが動作する上で必要になるスタックメモリ領域を、図7のB2に配置させるようにスタックポインタなどを設定してローダ部の処理を終了する(1M2)。

【0045】次に、こうしてステップS102でIRAM3002aにロードされたスタートアップ部の制御コードを図9のステップS2で実行する。

【0046】図11は、図9のステップS2のスタートアップ制御処理を示すフローチャートである。

【0047】このスタートアップ部の処理においては、10  
まずステップS200で、エンジンリセット・レジスタ4011の内容を読み出し、エンジンリセットが解除済みかどうかを調べる。解除済みでなければ、ACプラグをAC電源と接続することによる電源投入であるため、「モード1」～「モード5」のいずれかであるかを判定する。ここでは、電源投入時に押下されている操作パネル1010のスイッチの押下状態の組み合わせに応じて「モード1」～「モード5」のいずれかが選択される。例えば、レジュームスイッチ2007、電源スイッチ2008、及び所定のスイッチが全てオフ状態のときを20  
「モード1」とすると、この「モード1」では通常のACオン時の処理を開始し、ステップS210でフラッシュROM3003aのJTBL(A5)～PowerDown(A6)のみをSDRAM3003bにコピーし、PINF(B3)のモードを「パワーオン待機モード」とし、JTBL(A5)を介して図9のステップS19にジャンプして電源断処理を実行する。

【0048】このステップS19の電源断処理では、エンジンリセット・レジスタ4011を操作してプリンタエンジン3004のリセットを解除し、スイッチI/F30  
(4007a, b)をスルーモードに切り替えるとともに、電源スイッチ2008の押下によりCPU3002にリセットを掛ける設定として、不要なクロック動作を停止させて省電力モードに移行する。この後、電源スイッチ2008が再び押下されることによりCPU3002にリセットが掛かり、これと同時にプリンタエンジン3004を起動させる。そしてCPU3002のリセットによりステップS1より起動されると、図11のステップS200の判定で、今度はエンジンリセットが解除済みとなるので、ステップS260に進んで「通常モード」40  
での処理に移行する。

【0049】「モード2」は、製造工程などにおける基板チェック工程用の検査モードである。この検査モードは、SDRAM3003bのリード/ライトチェックを行うもので、まずステップS220で、2次キャッシュを禁止し、図7のIM2マップからIM3マップに切り替える準備を行う。次にステップS221に進み、フラッシュROM3003aに格納されているChecker制御コード(図8のA9)をIRAM3002aのB6へロードする(IM3)。次にステップS222に進み、そ

のChecker処理を実行してSDRAM3003bのリード/ライトチェックを行う。このステップS222でSDRAM3003bをテストした結果をPINF(B3)に格納しておく。ここで例えばエラーであった場合には、これ以上プログラムを動作させてSDRAM3003bを使用すると暴走などの危険があるので、ASIC3001の特殊ポートなどにその旨を出力して動作を停止させる。一方、正常であった場合はステップS223に進み、再びIRAM3002aのメモリマップをIM2マップに切り替えるために2次キャッシュを32kバイト設定にして、モードを「検査モード1」とする。

【0050】「モード3」及び「モード4」は、製造工程などにおける検査モードである。この検査モードでは、各々ステップS230でモードを「検査モード2」、もしくはステップS240でモードを「検査モード3」と設定する。

【0051】「モード5」は、フラッシュROM3003bを書き換えるアップデートモードである。この場合は、まずステップS250で、フラッシュROM3003aに格納されているアップデート制御コード(図8のA3)をSDRAM3003bのワーク2(C1)へコピーする。次にステップS251に進み、フラッシュROM3003aのアップデート処理を実行する。このステップS251では、PCカード3011に格納された制御コードをフラッシュROM3003bに書き込むために、PCカード3011に格納されている所定の形式のアップデートデータを読み出し、一旦、SDRAM3003bのワーク3(Work3)領域(図8のC3)に2MバイトのフラッシュROMイメージのデータ(図8のP3に相当)として展開する。

【0052】このアップデートには、フラッシュROM3003aのP1を変更せずにP2だけを変更する部分アップデート方法と、フラッシュROM3003a全体(P3)を変更する全面アップデート方法があり、このアップデートデータの所定の制御コードにより、このようなアップデート方法が識別できるようになっている。ここで前者(部分アップデート)の場合には、フラッシュROM3003aのP2部を消去し、SDRAM3003bのワーク領域(C3)に展開したP2部に相当する部分のみを、フラッシュROM3003aのP2に書き込む。また後者(全体アップデート)の場合には、フラッシュROM3003aの全領域(P3)を消去し、SDRAM3003bのワーク領域(C3)に展開したもの全てをフラッシュROM3003aに書き込む。こうしてフラッシュROM3003aのアップデートが正常に終了するとステップS252に進み、モードを「アップデートモード」としておく。

【0053】またステップS200において、図9のステップS19の電源断処理にて、スイッチI/F(4007a, b)を電源スイッチ2008の押下によりCP

U3002にリセットを掛ける設定として、不要なクロック動作を停止させて省電力モードに移行させる。その後、電源スイッチ2008が再び押下されてリセットされたときには既にプリンタエンジン3004のエンジンリセットが解除済みなので「モード0」と判定され、ステップS260に進んで、モードを「通常モード」にする。

【0054】以上のようにして各種モードが確定するとステップS270に進み、各種モードをIRAM3002aのPINF領域(B3)に格納する。次にステップS271に進み、それ以降の処理をできるだけ高速に実行させるように、図7に示すIM4のマップに切り替えるために、2次キャッシュを48kバイト設定にする。そしてステップS272に進み、フラッシュROM3003aのJTBL(A5)～通常プログラム(A7)部分をSDRAM3003bの通常プログラム領域(C2)にコピーする。そしてC\_INTへジャンプする。これにより図9のステップS3に進み、フラッシュROM3003aに格納されているシステムベクタ部(A4)をIRAM3002aの先頭領域(B9)にコピーしてCPU3002の割り込み処理などを実行できるようにしておく。

【0055】次にステップS4に進み、以降のステップS5～S18で示したタスクなどを動作させるべくOSを起動する。こうしてOSが起動されると、このOSのコンフィギュレーション情報に従って、ステップS5で初期化タスク(Initializer)が起動される。

【0056】次に、図12及び図13を参照して、図9のステップS5の初期化タスク処理を説明する。

【0057】図12は、図9のステップS5の初期化処理(Initializer)を説明するフローチャートである。

【0058】まずステップS300で、ASIC3001のエンジンリセットレジスタ(4011)及びスイッチI/F(4007a, b)以外のレジスタなどを必要に応じて初期化する。次にステップS301に進み、OSの時間管理機能を動作させるためにタイマを起動する。そしてステップS302に進み、必要に応じてプリンタエンジン3004のリセット解除してプリンタエンジン3004を起動させる。

【0059】図13は、ステップS302のエンジン信号の初期化処理を説明するフローチャートである。

【0060】まずステップS400において、ステップS270でIRAM3002aのPINF領域(B3)に格納されているモード情報を参照し、「検査モード1」若しくは「検査モード2」かどうかを調べ、そうであればこの処理を終了する。つまり「検査モード1」(「モード2」)若しくは「検査モード2」(「モード3」)のときはエンジンリセット解除しない。

【0061】一方ステップS400で、「通常モード」、「検査モード3」或いは「アップデートモード」

の場合はステップS401に進み、スイッチI/F(4007a, b)をスルーモードに切り替える。次にステップS402に進み、エンジンリセットレジスタ4011を参照してエンジンリセットが解除済みかどうか、即ち、「通常モード」かどうかを調べ、そうであればステップS410に進む。ステップS410では「アップデートモード」かどうかを調べ、そうでなければ本処理を終了する。

【0062】ステップS402で、エンジンリセット解除済みでないとき、即ち、「検査モード3」若しくは「アップデートモード」の場合にはステップS403に進み、エンジンリセットを解除し、次にステップS404に進んで、プリンタエンジン3004のリセット処理が終了して、電源スイッチ2008がオンされたのを検知することによりプリンタエンジン3004がパワーオン動作できるようになるまで約2秒ほど待つ。そしてステップS410に進み、「アップデートモード」かどうかをみる。そうでなければ、即ち、「通常モード」若しくは「検査モード3」であれば本処理を終了する。

【0063】一方、ステップS410で「アップデートモード」であればステップS411～S416において、プリンタエンジン3004を自動的にパワーオンさせる。即ち、ステップS411で、スイッチI/F(4007a, b)をCPUモード(スイッチ信号をCPUによりエミュレートする)に切り替え、次にステップS412で、プリンタエンジン3004に対する電源スイッチ信号(信号線3023)をオン状態で出力する。そしてステップS413で、プリンタエンジン3004が電源スイッチ2008のオン状態を十分に認識できるように約50m秒の間待つ。そしてステップS414に進み、電源スイッチ信号(信号線3023)をオフ状態にする。そしてステップS415に進み、スイッチI/F(4007a, b)をスルーモードに切り替えてステップS416に進み、プリンタエンジン3004がパワーオン状態に移行するのを待つて本処理を終了する。

【0064】以上のようにして、ステップS302のエンジン信号初期化処理が終了するとステップS303(図12)に進み、IRAM3002aのPINF領域(B3)に格納されているモード情報を参照する。ここで「検査モード1」或いは「検査モード2」が格納されているときはステップS305に進み、チェックタスク(図9のS18)を起動する。このチェックタスク(S18)は、製造ラインなどにおけるテストとUSB I/F4003を接続して、このインターフェースにより、特殊なコマンドの受信やステータスの送信を行うことにより、基板などのチェックなどを行うものである。例えば、「検査モード1」の時には、ステップS222で実行したSDRAM3003bのチェックの結果を返送するコマンドやステータスの返送が用意されている。

【0065】一方、ステップS303で、「通常モー

ド」、「検査モード3」或いは「アップデートモード」の場合はステップS304へ進み、通常の即ち、図9のステップS7～S17で示した各種タスクを起動すべくシステムコントロールタスク(S6)を起動する。

【0066】ステップS6～S17は上記図6で説明した制御プログラムで、機能モジュールごとにタスク化したマルチタスク形式で構成されている。1RAM3002aのワーク領域(図7のB8)や、SDRAM3003bのワーク2領域(図8のC1)およびワーク3領域(図8のC3)は、プログラムが実行する上での作業メモリ領域として使用され、ここで実行されるプログラムは、SDRAM3003bの通常プログラム領域(図8のC2)に全て格納され、SDRAM3003bの全体に対して1次キャッシュ及び2次キャッシュの動作対象とするようにして装置全体の処理スピードを高速化している。

【0067】図9のステップS6は、図6の8000で示したシステムコントロールタスクで、各タスク間でのイベント発行、イベントの終了に伴うシーケンス制御や排他処理等、システム全体の調停を行っている。「通常モード」の場合にはステップS7～S17で示す全てのタスクを起動して通常動作モードを実行する。また「検査モード3」若しくは「アップデートモード」の場合には、キーイベントタスク(S7)とLCDディスプレイタスク(S8)のみを特殊モードで起動して、フラッシュROM3003aのバージョン情報などを表示部1006に表示して電源スイッチ2008の押下を待つ。

【0068】図9のステップS7は、図6の8001で説明したキーイベントタスクを示し、操作パネル1010のキー操作により押下されたキーの解析等を行う。

【0069】図9のステップS8は、図6の8002で説明したLCD表示部1006への表示タスクを示し、表示部1006におけるUI制御或はメッセージ表示要求等が発生した時点で起動され、LCD表示部1006への表示制御を実行している。

【0070】図9のステップS9は、図6の8011で説明したビューワタスクで、ビューワ1011が接続されている状態で、ビューワ1011への表示制御を実行している。ステップS10は、図6の8003で説明したPCカード3011への読み書きによるデータの出入力により起動されるタスクを示す。またステップS11は、図6の8007で説明したファイルタスクで、ファイルのオープン、クローズ、リード、ライト等の入出力制御を行う。ステップS12は、図6の8004で説明したUSBバスを介して接続されるPC3010からのデータ転送により起動されるUSBプリンタタスクで、USBのプリンタ割り込みにより起動され、PCプリンタとしての機能を実行する。またステップS13は、図6の8006で説明した擬似USBホストタスクで、USBを介して接続されるデジタルカメラ3012からの

データの読み込みや各種通信制御等を実行する。

【0071】図9のステップS14は、図6の8005で説明したUSBストレージタスクで、システムコントロールタスク8000からのメッセージに応じて、下位タスクであるUSBコントロールタスク、USBバルクタスクの起動・終了を行う。またステップS15は、図6の8010で説明したページ・クリエイトタスクで、JPEGデータを伸長して画像データに変換したり、或はBMP形式のデータからイメージデータを作成したり、或はHTML文書からイメージデータを作成するとともに、フォトデータの補正、階調補正等の画像処理やRGBデータの作成等を行っている。またステップS16は、図6の8009で説明した画像処理タスクで、RGBデータを受取り、3D処理、四面体補完、色変換やスケーリング及び誤差拡散処理などによりYMCKデータを作成し、最終的にプリンタエンジン3004に出力するラスターイメージデータを作成する。また、ここでは1RAM3002aのワーク1領域(図7のB8)を使用して画像処理速度を高速化している。更に、ステップS17は、図6の8008で説明したセントロタスクで、プリンタエンジン3004と接続されるセントロニクス・インターフェースを制御し、印刷データのDMA送信、ステータス応答等を実行する。

【0072】また、電源スイッチが押下されプリンタエンジン3004がパワーオフ状態に移移すると、その旨をキーイベントタスク(S7)が検知してパワーオフ要求をシステムコントロールタスク(S6)に送り、システムコントロールタスク(S6)は前述したステップS19の電源断処理を実行し、スイッチI/F(4007a, b)を電源スイッチ2008の押下によりCPU3002にリセットを掛ける設定として、不要なクロック動作を停止させ省電力モードに移行させる。

【0073】以上説明したように、本実施の形態に係るフォトダイレクトプリンタ装置1000によれば、全体として高速に動作させることができる。

【0074】(その他の実施の形態)本発明の目的は前述したように、実施形態の機能を実現するソフトウェアのプログラムコードを記録した記憶媒体をシステム或は装置に提供し、そのシステム或は装置のコンピュータ(又はCPUやMPU)が記憶媒体に格納されたプログラムコードを読み出し実行することによっても達成される。この場合、記憶媒体から読み出されたプログラムコード自体が前述した実施形態の機能を実現することになり、そのプログラムコードを記憶した記憶媒体は本発明を構成することになる。このようなプログラムコードを供給するための記憶媒体としては、例えば、フロッピーディスク、ハードディスク、光ディスク、光磁気ディスク、CD-ROM、CD-R、磁気テープ、不揮発性のメモ리카ード、ROMなどを用いることができる。

【0075】また、コンピュータが読み出したプログラ

17

ムコードを実行することにより、前述した実施の形態の機能が実現されるだけでなく、そのプログラムコードの指示に基づき、コンピュータ上で稼動しているOS（オペレーティングシステム）などが実際の処理の一部又は全部を行い、その処理によって前述した実施の形態の機能が実現される場合も含まれている。

【0076】更に、記憶媒体から読み出されたプログラムコードが、コンピュータに挿入された機能拡張ボードやコンピュータに接続された機能拡張ユニットに備わるメモリに書きこまれた後、そのプログラムコードの指示に基づき、その機能拡張ボードや機能拡張ユニットに備わるCPUなどが実際の処理の一部又は全部を行い、その処理によって前述した実施の形態の機能が実現される場合も含む。

【0077】以上説明したように本実施の形態によれば、例えばDRAMの動作テストの場合は、キャッシュメモリを使用禁止状態に設定し、高速メモリにDRAMのチェックプログラムを読み込んで動作させることにより、DRAMの動作テストを高速化できる効果がある。

【0078】またリセット時の各種モード状態を、高速のキャッシュメモリの一部に格納することにより、高速に各種モードを判定することができる。


【0079】更に、画像処理等に際して、高速のキャッシュメモリの一部を利用することで、機器のコストを上昇することなく高速な画像処理も可能となる効果がある。

【0080】

【発明の効果】以上説明したように本発明によれば、高速メモリであるCPU内蔵メモリを効率良く使用して、処理の高速化を図ることができる。

【図面の簡単な説明】

【図1】



18

【図1】本発明の実施の形態に係るフォトダイレクトプリンタ装置の概観斜視図である。

【図2】本実施の形態に係るフォトダイレクトプリンタ装置の操作パネルの概観図である。

【図3】本実施の形態に係るフォトダイレクトプリンタ装置の制御に係る主要部の構成を示すブロック図である。

【図4】図3に示すCPUの主要部の構成を示すブロック図である。

【図5】図3に示すASICの構成を示すブロック図である。

【図6】本実施の形態に係るフォトダイレクトプリンタ装置の制御プログラムにおいて機能モジュールごとにタスク化されたマルチタスク構成を説明する図である。

【図7】本実施の形態に係るフォトダイレクトプリンタ装置のCPU内蔵RAM（IRAM）のメモリマップを説明する図である。

【図8】本実施の形態に係るフォトダイレクトプリンタ装置のフラッシュROM及びSDRAMのメモリマップを説明する図である。

【図9】本実施の形態に係るフォトダイレクトプリンタ装置の制御動作を説明するフローチャートである。


【図10】図9のステップS1におけるロード部の処理を説明するフローチャートである。

【図11】図9のステップS2におけるスタートアップ部の処理を説明するフローチャートである。


【図12】図9のステップS5における初期化部の処理を説明するフローチャートである。

【図13】図12のステップS302におけるエンジン信号初期化部の処理を説明するフローチャートである。


【図2】



【図4】




【图 6】







【図 7】




【図 8】




【図 9】




【図 10】



【図 13】



【図 12】



(72)発明者	日比 真 東京都大田区下丸子3丁目30番2号 キヤノン株式会社内
(72)発明者	大島 真人 東京都大田区下丸子3丁目30番2号 キヤノン株式会社内
(72)発明者	後藤 史博 東京都大田区下丸子3丁目30番2号 キヤノン株式会社内

(72)発明者 小野 光洋  
東京都大田区下丸子3丁目30番2号 キヤ  
ノン株式会社内

Fターム(参考) 5B005 JJ01 JJ11 KK12 MM04 UU42  
VV22 WW02  
5B018 GA03 MA01 MA03 NA02  
5B060 MM03

## PATENT ABSTRACTS OF JAPAN

(11)Publication number : 2003-331236  
 (43)Date of publication of application : 21.11.2003

(51)Int.Cl.

G06K 19/07  
 B42D 15/10  
 G06F 12/16

(21)Application number : 2002-133060  
 (22)Date of filing : 08.05.2002


(71)Applicant : TOSHIBA CORP  
 (72)Inventor : UCHIDA HIROYASU

## (54) PORTABLE ELECTRONIC DEVICE

(57)Abstract:

PROBLEM TO BE SOLVED: To provide a portable electronic device capable of shortening a self-diagnosis processing time even when memory capacity is increased.

SOLUTION: When an IC card is driven, validity check is performed respectively only to a region for storing a selected application program in a program memory shown by regional information and a region in a working memory corresponding to the selected application program, based on the regional information stored in a data memory.



## LEGAL STATUS

[Date of request for examination] 08.05.2002  
 [Date of sending the examiner's decision of rejection] 19.10.2004  
 [Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]  
 [Date of final disposal for application]  
 [Patent number]  
 [Date of registration]  
 [Number of appeal against examiner's decision of rejection]  
 [Date of requesting appeal against examiner's decision of rejection]  
 [Date of extinction of right]

BEST AVAILABLE COPY

(19) 日本国特許庁 (J P)

(12) 公開特許公報 (A)

(11) 特許出願公開番号

特開2003-331236

(P 2003-331236 A)

(43) 公開日 平成15年11月21日 (2003. 11. 21)

(51) Int. Cl. <sup>7</sup>	識別記号	F I	テーマコード (参考)
G06K 19/07		B42D 15/10 521	2C005
B42D 15/10	521	G06F 12/16 310	H 5B018
G06F 12/16	310	320	B 5B035
	320	G06K 19/00	N

審査請求 有 請求項の数 3 O L (全 7 頁)

(21) 出願番号 特願2002-133060 (P 2002-133060)

(22) 出願日 平成14年 5 月 8 日 (2002. 5. 8)

(71) 出願人 000003078

株式会社東芝

東京都港区芝浦一丁目 1 番 1 号

(72) 発明者 内田 裕康

神奈川県川崎市幸区柳町70番地 株式会社  
東芝柳町事業所内

(74) 代理人 100058479

弁理士 鈴江 武彦 (外 6 名)

F ターム (参考) 2C005 MA18 MA21 MB03 MB10 SA22

TA28

5B018 GA03 HA13 JA12 NA01 NA04


5B035 AA02 BB09 CA29 CA31

(54) 【発明の名称】 携帯可能電子装置

(57) 【要約】

【課題】 メモリ容量が大きくなっても、自己診断処理時間の短縮が可能となる携帯可能電子装置を提供する。

【解決手段】 当該 IC カードが起動されると、データメモリに記憶されている領域情報に基づき、その領域情報で示されるプログラムメモリの選択されたアプリケーションプログラムが格納された領域、および、当該選択されたアプリケーションプログラムに対応するワーキングメモリの領域に対してのみそれぞれ正当性チェックを行なう。



## 【特許請求の範囲】

【請求項1】 複数の領域に分割され、かつ、これら複数の領域のうち少なくとも1つの領域が選択的に使用される第1のメモリと、少なくとも前記第1のメモリの各領域のうち選択された領域を示す領域情報を記憶している第2のメモリと、前記第1のメモリの選択された領域に対してアクセスを行なうための制御部とを有し、選択的に外部との間でデータの入出力を行なう携帯可能電子装置において、

当該携帯可能電子装置が起動されると、前記第2のメモリ内の領域情報に基づき、その領域情報で示される前記第1のメモリの選択された領域に対してのみ正当性チェックを行なう自己診断手段を具備したことを特徴とする携帯可能電子装置。

【請求項2】 前記第1のメモリは書換え不可能な不揮発性メモリおよび揮発性メモリの少なくともいずれか一方のメモリからなり、前記第2のメモリは書換え可能な不揮発性メモリからなることを特徴とする請求項1記載の携帯可能電子装置。

【請求項3】 少なくとも複数のアプリケーションプログラムが格納されたプログラムメモリと、このプログラムメモリに格納された複数のアプリケーションプログラムにそれぞれ対応し、そのアプリケーションプログラムの実行時に対応する領域が選択的に使用される複数の領域からなるワーキングメモリと、前記プログラムメモリに格納された複数のアプリケーションプログラムのうち選択されたアプリケーションプログラムが格納されている領域、および、当該選択されたアプリケーションプログラムに対応する前記ワーキングメモリの領域を示す各領域情報を記憶している記憶手段と、前記プログラムメモリに格納された複数のアプリケーションプログラムのうち選択されたアプリケーションプログラムを実行し、当該アプリケーションプログラムに対応する前記ワーキングメモリの領域を用いて所定の処理を行なう制御部とを有し、選択的に外部との間でデータの入出力を行なう携帯可能電子装置において、

当該携帯可能電子装置が起動されると、前記記憶手段内の領域情報に基づき、その領域情報で示される前記プログラムメモリの選択されたアプリケーションプログラムが格納された領域、および、当該選択されたアプリケーションプログラムに対応する前記ワーキングメモリの領域に対してのみそれぞれ正当性チェックを行なう自己診断手段を具備したことを特徴とする携帯可能電子装置。

## 【発明の詳細な説明】

## 【0001】

【発明の属する技術分野】 本発明は、たとえば、データを記憶する書換え可能な不揮発性メモリを有し、このメモリに対してデータの読出しおよび書込みを行なって選択的に外部との間でデータの入出力を行なうICカードなどの携帯可能電子装置に係り、特に複数のアプリケー

ションに対応した携帯可能電子装置に関する。

## 【0002】

【従来の技術】 最近、携帯可能電子装置として、書換え可能な不揮発性メモリ、および、これらを制御するCPU（セントラル・プロセッシング・ユニット）などの制御素子を有するICチップを内蔵した、いわゆるICカードが産業各方面で利用されている。

【0003】 一般に、この種のICカードは、制御素子の制御プログラムや複数のアプリケーションプログラムを格納したプログラムメモリ、および、制御素子が処理を行なう際の処理データを一時的に保持するワーキングメモリを有しており、コマンドやレスポンスを用いて、外部装置（ICカードリーダー・ライター）との間でデータの入出力を行なうようになっている。

## 【0004】

【発明が解決しようとする課題】 最近のICカードは、メモリの集積効率技術の向上と下記の理由から、メモリ容量の増大化が進んでいる。

## (1) プログラムメモリ

・ 開発するICカードのICチップの品種を減らすため、1枚のICカードに多数のアプリケーションプログラムを書込んでおき、必要なアプリケーションプログラムのみをカード発行時に選択する。そのため、大きなプログラムメモリ領域が必須。

・ 1つのアプリケーションプログラムに関しても複雑な制御が必要となり、プログラムメモリ領域が増大。

## (2) ワーキングメモリ

・ 複雑な暗号化や計算が必要となり、ワーキングメモリ領域の増大が必須。

【0005】 以上のように、ICカードのメモリ容量は増大する傾向にある。しかしながら、ICカードは、通常、使用する前にプログラムメモリ内容の正当性、および、ワーキングメモリの動作チェックを、全メモリエリアに対し自己診断として行なうようになっている。そのため、メモリ領域が大きいと、自己診断処理時間が著しく増大し、以下の問題を抱えている。

・ ICカードの利用者は、自己診断処理による待ち時間が長くなる。

・ ICカードの初期化、発行作業時間の増加となり、製造行程の工数が多くなる。特に、ICカードの初期化あるいは発行する枚数が10万枚などになれば、その影響は極めて大きいものとなる。

そこで、本発明は、メモリ容量が大きくなっても、自己診断処理時間の短縮が可能となる携帯可能電子装置を提供することを目的とする。

## 【0006】

【課題を解決するための手段】 本発明の携帯可能電子装置は、複数の領域に分割され、かつ、これら複数の領域のうち少なくとも1つの領域が選択的に使用される第1のメモリと、少なくとも前記第1のメモリの各領域のう

ち選択された領域を示す領域情報を記憶している第2のメモリと、前記第1のメモリの選択された領域に対してアクセスを行なうための制御部とを有し、選択的に外部との間でデータの入出力を行なう携帯可能電子装置において、当該携帯可能電子装置が起動されると、前記第2のメモリ内の領域情報に基づき、その領域情報で示される前記第1のメモリの選択された領域に対してのみ正当性チェックを行なう自己診断手段を具備したことを特徴とする。

#### 【0007】

【発明の実施の形態】以下、本発明の実施の形態について図面を参照して説明する。図1は、本実施の形態に係る携帯可能電子装置としてのICカードを取扱う端末装置の構成を概略的に示すものである。この端末装置は、ICカード1をICカードリーダ・ライタ2を介してCPUなどからなる制御部3と接続可能にするとともに、制御部3にキーボード4、CRT表示部5、プリンタ6を接続して構成される。

【0008】ICカード1は、たとえば、商品購入などの際にユーザが保持し、暗証番号によるユーザの照合や商品購入額によるサービスポイントの計算・データ蓄積などを行なうものであり、図2に示すように構成されている。すなわち、CPUなどの制御素子（制御部）11、第1のメモリとしてのプログラムメモリ12、第2のメモリ（記憶手段）としてのデータメモリ13、第2のメモリ（記憶手段）としてのワーキングメモリ14、および、ICカードリーダ・ライタ2との電気的接触を得るためのコンタクト部15によって構成されており、これらのうち制御素子11、データメモリ12、ワーキングメモリ13、および、プログラムメモリ14は1つのICチップ（あるいは、複数のICチップ）で構成されてICカード本体内に埋設されている。

【0009】プログラムメモリ12は、制御素子11の制御プログラムおよび複数のアプリケーションプログラムなどを記憶するものであり、たとえば、マスクROMなどのICチップ製造時に最初に書込まれたら再度書換えることができない書換え不可能な不揮発性メモリで構成されている。

【0010】データメモリ13は、各種データの記憶に使用され、たとえば、EEPROM（エレクトリカル・イレーザブル・プログラムROM）やFeRAM（強誘電体RAM）などの書換え可能な不揮発性メモリで構成されている。ワーキングメモリ14は、制御素子11が処理を行なう際の処理データなどを一時的に保持するためのメモリであり、たとえば、SRAM（スタティックRAM）などの書換え可能な揮発性メモリで構成されている。

【0011】図3は、プログラムメモリ12の構成を模式的に示すもので、OS（オペレーションシステム）プログラムが格納されるOSプログラム領域121、外部

装置と通信するためのI/F（インターフェース）プログラムが格納されるI/Fプログラム領域122、複数のアプリケーション、たとえば、第1、第2、第3のアプリケーションのプログラムが格納される第1のアプリケーションプログラム領域123、第2のアプリケーションプログラム領域124、第3のアプリケーションプログラム領域125、および、空き領域126から構成されている。

【0012】このように、当該ICカード1は、第1、第2、第3のアプリケーションの全てが使用できるように、プログラムメモリ12内にそれらのプログラムが格納されているが、実際に使用するのは、たとえば、第2のアプリケーションのみの場合がある。そのような場合、第2のアプリケーションのプログラムが格納されている第2のアプリケーションプログラム領域124、および、全てのアプリケーションの動作に必要なOSプログラムが格納されているOSプログラム領域121、I/Fプログラムが格納されているI/Fプログラム領域122のみに対して正当性チェックを実施し、その他の領域（第1のアプリケーションプログラム領域123、第3のアプリケーションプログラム領域125、空き領域126）については、正当性チェックを実施しないようにすれば、プログラムメモリ12の正当性チェック処理時間が大幅に短縮できることとなる。

【0013】図4は、ワーキングメモリ14の構成を模式的に示すもので、プログラムメモリ12に格納された第1、第2、第3のアプリケーションプログラムにそれぞれ対応する複数（たとえば、3つ）の領域141、142、143、および、未使用領域144から構成されていて、使用する領域は各アプリケーションにより異なっている。この例では、たとえば、第1のアプリケーションプログラムは領域141、第2のアプリケーションプログラムは領域142、第3のアプリケーションプログラムは領域143をそれぞれ使用するようにになっている。なお、領域142は、たとえば、領域141に所定の領域142aを加えた領域となっており、また、領域143は、たとえば、領域142に所定の領域143aを加えた領域となっている。

【0014】前記プログラムメモリ12の場合と同様に、第1、第2、第3のアプリケーションの全てが使用できるようになっているが、たとえば、第2のアプリケーションのみしか使用しない場合、第2のアプリケーションプログラムが使用する領域142のみ動作チェックを行なうことで、ワーキングメモリ14の動作チェック処理時間が大幅に短縮できることとなる。

【0015】次に、本実施の形態における自己診断処理について説明する。まず、プログラムメモリ12の自己診断を行なうためのカード初期化時あるいは発行時における準備処理について説明する。ICカード1の初期化時あるいは発行時に、たとえば、図5に示すように、デ

ータメモリ13の先頭バイトに、今回発行した内容に合う必要なプログラムメモリ領域の数量nを、プログラムエリアチェック数量指定バイト131にセットする。たとえば、当該ICカード1の運用時に使用するアプリケーションプログラムとして第2のアプリケーションプログラムのみが選択された場合、領域の数量nは「2」にセットされる。この場合、OSプログラム領域121およびI/Fプログラム領域122を1つの領域としている。

【0016】次に、プログラムエリアチェック数量指定バイト131にセットされた数量nが「2」の場合、2個のチェックする各領域のスタートアドレス（領域情報）132、134、および、ストップアドレス（領域情報）133、135をセットする。たとえば、図5において表記されたプログラム1スタートアドレス132、プログラム1ストップアドレス133には、OSプログラム領域121およびI/Fプログラム領域122を1つの領域として、その先頭アドレス、最終アドレスが格納され、プログラム2スタートアドレス134、プログラム2ストップアドレス135には、上記例によれば第2のアプリケーションプログラム領域124の先頭アドレス、最終アドレスが格納される。次に、上記のように指定したプログラム領域の全てのバイトを順に、1バイトごとに論理和を取った値（ただし、桁上がりは無視）を、プログラムエリア正当性チェックバイト136としてセットする。

【0017】次に、ワーキングメモリ14の自己診断を行なうためのカード初期化時あるいは発行時における準備処理について説明する。上述したプログラムメモリ12と同様に、ICカード1の初期化時あるいは発行時に、図5に示すように、ワーキングエリアチェック数量指定バイト137に、今回発行した内容に必要なワーキングメモリ領域の数量nをセットする。次に、ワーキングエリアチェック数量指定バイト137にセットされた数量nが「1」の場合、1個のチェックする領域のスタートアドレス138およびストップアドレス139をセットする。たとえば、図5において表記されたワーキングメモリ1スタートアドレス138には、上記例によればワーキングメモリ14の領域142の先頭アドレスが格納され、ワーキングメモリ1ストップアドレス139には、上記例によればワーキングメモリ14の領域142の最終アドレスが格納される。

【0018】次に、時間短縮を実現する自己診断処理について図6に示すフローチャートを参照して説明する。ICカード1をICカードリーダー・ライタ2へ挿入セットすると、ICカードリーダー・ライタ2からICカード1の制御素子11へ電源、クロック信号、および、リセット信号などが供給される。そして、ICカード1の制御素子11がリセット信号のオンからオフへの変化点を検出すると（ステップS1）、リセット信号に対応した

初期応答信号（Answer to Reset：ATR）をICカードリーダー・ライタ2へ出力する（ステップS2）。次に、制御素子11は、ICカードリーダー・ライタ2からコマンドを受信すると（ステップS3）、受信したコマンドの内容を解析して処理する（ステップS4）。

【0019】また、ICカード1の制御素子11は、リセット信号のオンからオフへの変化点を検出すると（ステップS1）、ステップS2の処理と同時に、ICカード1内の電源チェック、プログラムメモリ12の正当性チェック、ワーキングメモリ14の正当性チェックなどの自己診断処理を実施する（ステップS5）。そして、その自己診断処理結果を、ステップS2でのATR出力後の最初のコマンド処理（ステップS3）の結果と併せてレスポンスとしてICカードリーダー・ライタ2へ出力する（ステップS6）。なお、ステップS5の自己診断処理をステップS2の前に行ない、その自己診断処理結果をステップS2でATRとともにICカードリーダー・ライタ2へ出力するようにしてもよい。

【0020】次に、ステップS5における自己診断処理の詳細について図7に示すフローチャートを参照して説明する。まず、ICカード1が正常に動作するのに必要な電源に関する電圧レベル、および、電流チェックを行なう（ステップS11）。次に、プログラムメモリ12およびワーキングメモリ14の当該ICカード1の運用時に使用するアプリケーションに関連する各領域のみをチェックするため、当該ICカード1の初期化時あるいは発行時にデータメモリ13内に書込まれたプログラムメモリ12の領域情報132～135、および、プログラムエリア正当性チェックバイト136と、ワーキングメモリ14の領域情報138、139をそれぞれ取得する（ステップS12）。

【0021】次に、取得した各領域情報に基づき、プログラムメモリ12の選択されたアプリケーションに必要なアプリケーションプログラムが格納された領域、および、OSプログラム領域121、I/Fプログラム領域122に対してのみ正当性チェックを行なうとともに（ステップS13）、ワーキングメモリ14の選択されたアプリケーションで用いる領域に対してのみ動作チェックを行なう（ステップS14）。

【0022】ステップS13におけるプログラムメモリ12の自己診断、すなわち、正当性を確認する方法は、具体的には以下のようにして行なわれる。プログラムメモリ12の正当性チェックを行なう場合、データメモリ13の先頭に配置されているプログラムエリアチェック数量指定バイト131を取得し、その数量nにしたがい、続いて配置されているスタートアドレス132、ストップアドレス133、および、n=2の場合、2個目のスタートアドレス134、ストップアドレス135の各情報をそれぞれ取得する。これにより、今回チェックを行なうプログラムメモリ12の領域情報を得ることが



できる。

【0023】次に、取得した各領域情報に基づき、プログラムメモリ12の選択されたアプリケーションに必要なアプリケーションプログラムが格納された領域、この例では第2のアプリケーションプログラム領域124、および、OSプログラム領域121、I/Fプログラム領域122に対して、順に1バイトごとに論理和を取り（桁上がりは無視）、データメモリ13内のプログラムエリア正当性チェックバイト136の値と比較する。この比較の結果、両者が同一ならば、プログラムメモリ12は初期化時あるいは発行時に対し変化がないものとみなし、正当性があると判断する。

【0024】ステップS14におけるワーキングメモリ14の自己診断、すなわち、動作チェック方法は、具体的には以下のようにして行なわれる。ワーキングメモリ14の動作チェックを行なう場合、データメモリ13の先頭に配置されているワーキングエリアチェック数量指定バイト137を取得し、その数量nにしたがい、続いて配置されているスタートアドレス138、ストップアドレス139を取得する。これにより、今回チェックを行なうワーキングメモリ14の領域情報を得ることができる。

【0025】次に、取得した各領域情報に基づき、ワーキングメモリ14の選択されたアプリケーションで用いる領域、この例では領域142のみに対し、たとえば、データ「00hex」の書込み／読出しを行なった後、データ「FFhex」の書込み／読出しを行なうことにより、メモリが正常に動作するかなどを確認する。

【0026】次に、ステップS13、S14の自己診断が終了すると、それ以外のあらかじめ定められた他の部分（たとえば、演算部など）に対する自己診断を行なう（ステップS15）。ステップS15の自己診断が終了すると、それまで行なった自己診断の結果を制御素子11へ出力し（ステップS16）、自己診断処理を終了する。

【0027】以上説明したように、上記実施の形態によれば、実際のカード運用時に選択されたアプリケーションに必要なプログラムメモリ領域、ワーキングメモリ領域のみに対して自己診断を行ない、実際のカード運用時に使用しない不要なメモリ領域に対しては自己診断を行

なわないため、近年のメモリ容量の大きくなったICカードに対しても、自己診断処理時間の短縮が可能となる。

【0028】また、メモリサイズが大容量化すると、一般的に生産時の歩留まりが悪くなる。しかしながら、本実施の形態のように、実際のカード運用時に必要なアプリケーションのメモリ領域のみに対して自己診断することで、もし未使用のメモリ領域に不良（欠陥）が見られても、運用上において問題がないため、歩留まりの向上にもなる。

【0029】

【発明の効果】以上詳述したように本発明によれば、メモリ容量が大きくなっても、自己診断処理時間の短縮が可能となる携帯可能電子装置を提供できる。

【図面の簡単な説明】

【図1】本発明の実施の形態に係るICカードを取扱う端末装置の構成例を示すブロック図。

【図2】ICカードの構成を概略的に示すブロック図。

【図3】プログラムメモリの構成を模式的に示す構成図。

【図4】ワーキングメモリの構成を模式的に示す構成図。

【図5】データメモリに対するチェックするメモリ領域の領域情報の格納方法を説明するための図。


【図6】自己診断処理について説明するフローチャート。

【図7】図6における自己診断処理の詳細を説明するフローチャート。


【符号の説明】

1…ICカード（携帯可能電子装置）、2…ICカードリーダ・ライタ、3…制御部、4…キーボード、5…ディスプレイ装置、6…プリンタ、11…制御素子（制御部）、12…プログラムメモリ（第1のメモリ）、13…データメモリ（第2のメモリ、記憶手段）、14…ワーキングメモリ、15…コンタクト部、121…OSプログラム領域、122…I/Fプログラム領域、123…第1のアプリケーションプログラム領域、124…第2のアプリケーションプログラム領域、125…第3のアプリケーションプログラム領域、126…空き領域、141、142、143…領域、144…未使用領域。


【図 1】




【図 2】




【図 3】




【図 4】




【図 5】



【図 6】



【図 7】



Docket No. 276900US90

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

IN RE APPLICATION OF: Jun HAISHIMA

GAU:

SERIAL NO: New Application

EXAMINER:

FILED: Herewith

FOR: INFORMATION PROCESS DEVICE

**SUBMISSION NOTICE REGARDING PRIORITY DOCUMENT(S)**

COMMISSIONER FOR PATENTS  
ALEXANDRIA, VIRGINIA 22313

SIR:

Certified copies of the Convention Application(s) corresponding to the above-captioned matter:

☒ are submitted herewith

☐ were filed in prior application filed

☐ were submitted to the International Bureau in PCT Application Number \_\_\_\_\_  
Receipt of the certified copies by the International Bureau in a timely manner under PCT Rule  
17.1(a) has been acknowledged as evidenced by the attached PCT/IB/304.

Respectfully Submitted,

OBLON, SPIVAK, McCLELLAND,  
MAIER & NEUSTADT, P.C.



Masayasu Mori  
Registration No. 47,301

Customer Number

**22850**

Tel. (703) 413-3000  
Fax. (703) 413-2220  
(OSMMN 11/04)

C. Irvin McClelland  
Registration Number 21,124

日本国特許庁  
JAPAN PATENT OFFICE

別紙添付の書類に記載されている事項は下記の出願書類に記載されている事項と同一であることを証明する。

This is to certify that the annexed is a true copy of the following application as filed with this Office.

出願年月日 2004年 8月25日  
Date of Application:

出願番号 特願2004-245337  
Application Number:

パリ条約による外国への出願  
に用いる優先権の主張の基礎  
となる出願の国コードと出願  
番号

the country code and number  
of your priority application,  
to be used for filing abroad  
under the Paris Convention, is

J P 2 0 0 4 - 2 4 5 3 3 7


願 人 アルゼ株式会社  
Applicant(s):

CERTIFIED COPY OF  
PRIORITY DOCUMENT

2005年 6月 7日

特許庁長官  
Commissioner,  
Japan Patent Office

小川



BEST AVAILABLE COPY

出証番号 出証特2005-304931

IPR2020-01288

【書類名】 特許願  
【整理番号】 P04-0537  
【提出日】 平成16年 8月25日  
【あて先】 特許庁長官 殿  
【国際特許分類】 G06F 12/16  
A63F 5/04  
  
【発明者】  
【住所又は居所】 東京都江東区有明 3 丁目 1 番地 2 5  
【氏名】 ▲はい▼島 淳  
【特許出願人】  
【識別番号】 598098526  
【氏名又は名称】 アルゼ株式会社  
【代理人】  
【識別番号】 100098431  
【弁理士】  
【氏名又は名称】 山中 郁生  
【電話番号】 052-218-7161  
【選任した代理人】  
【識別番号】 100097009  
【弁理士】  
【氏名又は名称】 富澤 孝  
【選任した代理人】  
【識別番号】 100105751  
【弁理士】  
【氏名又は名称】 岡戸 昭佳  
【手数料の表示】  
【予納台帳番号】 041999  
【納付金額】 16,000円  
【提出物件の目録】  
【物件名】 特許請求の範囲 1  
【物件名】 明細書 1  
【物件名】 図面 1  
【物件名】 要約書 1

**【書類名】 特許請求の範囲****【請求項 1】**

起動時に実行されるブートプログラムが記憶された第 1 記憶手段と、前記第 1 記憶手段が実装されたマザーボードと、前記マザーボードに接続されるとともにアプリケーションプログラムが記憶された第 2 記憶手段と、前記第 2 記憶手段の障害を点検する障害点検プログラムを実行する制御手段と、を有する情報処理装置において、

前記障害点検プログラムを前記第 1 記憶手段に記憶したことによって、前記制御手段が前記障害点検プログラムを起動時に実行すること、を特徴とする情報処理装置。

**【請求項 2】**

請求項 1 に記載する情報処理装置であって、  
業務用ゲーム装置として使用されること、を特徴とする情報処理装置。

【書類名】明細書

【発明の名称】情報処理装置

【技術分野】

【0 0 0 1】

本発明は、ハードウェアやソフトウェアの障害を点検する情報処理装置に関するものである。

【背景技術】

【0 0 0 2】

従来の情報処理装置においては、演算や制御に必要なプログラムやデータをハードディスクなどの記憶装置の一領域に記憶するとともに、それらのプログラムやデータの破損・変更・改竄などの障害の点検を行うプログラム（以下、「障害点検プログラム」という。）も当該記憶装置の別領域に記憶していた（例えば、特許文献 1 参照）。

【特許文献 1】特開 2 0 0 3 - 3 3 1 2 3 6 号公報（第 3 - 4 頁、第 2 図）

【発明の開示】

【発明が解決しようとする課題】

【0 0 0 3】

従って、当該記憶装置に破損などが発生した場合には、障害点検プログラムまでも破損していることがあり、このようなときには、障害点検プログラムの正当性を保証できなかった。

【0 0 0 4】

そこで、本発明は、上述した点を鑑みてなされたものであり、障害点検プログラムの点検対象である記憶装置に障害が発生しても、障害点検プログラムの正当性を保証できる情報処理装置を提供することを課題とする。

【課題を解決するための手段】

【0 0 0 5】

この課題を解決するために成された請求項 1 に係る発明は、起動時に実行されるブートプログラムが記憶された第 1 記憶手段（例えば、ROM 1 3）と、前記第 1 記憶手段（例えば、ROM 1 3）が実装されたマザーボード（例えば、マザーボード 1 1）と、前記マザーボード（例えば、マザーボード 1 1）に接続されるとともにアプリケーションプログラムが記憶された第 2 記憶手段（例えば、ハードディスク 2 4）と、前記第 2 記憶手段（例えば、ハードディスク 2 4）の障害を点検する障害点検プログラムを実行する制御手段（例えば、CPU 1 2）と、を有する情報処理装置（例えば、情報処理装置 1）において、前記障害点検プログラムを前記第 1 記憶手段（例えば、ROM 1 3）に記憶したことによって、前記制御手段（例えば、CPU 1 2）が前記障害点検プログラムを起動時に実行すること、を特徴としている。

【0 0 0 6】

尚、「第 2 記憶手段（例えば、ハードディスク 2 4）の障害を点検する」では、第 2 記憶手段（例えば、ハードディスク 2 4）というハードウェアの破損などの障害を点検したり、第 2 記憶手段（例えば、ハードディスク 2 4）に記憶されたソフトウェアの変更・改竄などの障害を点検したりする。

【0 0 0 7】

また、請求項 2 に係る発明は、請求項 1 に記載する情報処理装置（例えば、情報処理装置 1）であって、業務用ゲーム装置として使用されること、を特徴としている。

【発明の効果】

【0 0 0 8】

すなわち、本発明の情報処理装置では、第 2 記憶手段とは別個のマザーボード上の第 1 記憶手段に障害点検プログラムが記憶されていることから、障害点検プログラムの点検対象である第 2 記憶手段に障害が発生しても、障害点検プログラムの正当性を保証できる。

【0 0 0 9】

特に、本発明の情報処理装置が業務用ゲーム装置として使用される場合には、障害点検



プログラムが起動時に実行されることによって、第2記憶手段の障害に対する点検を業務開始前に実行するので、遊技者に不快感を与えることなく、業務中のトラブルを事前に防止する対策を行うことができる。

【発明を実施するための最良の形態】

【0010】

以下、本発明の実施の形態を図面を参照にして説明する。

図1は、本実施の形態に係る情報処理装置のブロック図である。図3は、本実施の形態に係る情報処理装置の斜視図である。図3に示すように、本実施の形態に係る情報処理装置1は、業務用ゲーム装置であるが、そのOS（オペレーティング・システム）として市販のパーソナルコンピュータに搭載されるものを使用しており、その動作環境の下で、後述するハードディスクに記憶されたゲームソフトを動作させている。

【0011】

また、図1に示すように、本実施の形態に係る情報処理装置1では、マザーボード11上において、CPU12や、ROM13、RAM14、バス15、コネクタ16、17、ポート18、拡張スロット19、20などが配設されている。

【0012】

この点、CPU12は、本実施の形態に係る情報処理装置1を制御するものであって、各種のプログラムを実行するものである。従って、CPU12は、「制御手段」に相当するものである。

【0013】

また、ROM13は、本実施の形態に係る情報処理装置1を起動する際に必要な各種の制御プログラムなどが格納されている不揮発性メモリであり、「第1記憶手段」に相当するものである。そして、ROM13においては、図1に示すように、ブートプログラムが記憶されているブートプログラム記憶領域13aや、障害点検プログラムが記憶されている障害点検プログラム記憶領域13b、開始プログラムが記憶されている開始プログラム記憶領域13cなどが形成されている。

尚、ROM13の各記憶領域13a、13b、13cに記憶されているブートプログラム、障害点検プログラム、開始プログラムについては、後述する。

【0014】

また、RAM14は、CPU12でプログラムを実行した際に演算される各種データを一時的に記憶しておくメモリである。

【0015】

また、バス15は、周波数変換のブリッジ回路が設けられたPCIバスであって、CPU12や、ROM13、RAM14、コネクタ16、17、ポート18、拡張スロット19、20などとの間の信号のやりとりを行うための共通信号路である。

【0016】

また、コネクタ16は、ゲームソフトを動作させる際に必要な出力装置21を接続する機器である。

ここでは、コネクタ16に接続される出力装置21は、液晶ディスプレイ（図3の符号21参照）と、スピーカなどの音声出力装置（不図示）である。尚、液晶ディスプレイ（図3の符号21参照）に代わって、CRTディスプレイなどを使用してもよい。

【0017】

また、コネクタ17は、ゲームソフトを動作させる際に必要な入力装置22を接続する機器である。ここでは、コネクタ17に接続される入力装置22は、複数のボタンスイッチ（不図示）などを備えた操作テーブル22（図3参照）である。尚、入力装置22には、その他として、キーボードや、マウスなどがあるが、ゲームソフトの内容によっては、ジョイスティックなどをコネクタ17に接続することもある。また、図1では、コネクタ17は1個しか記載されていないが、入力装置22が複数個であるときは、それぞれ専用のコネクタ17が設けられる。

【0018】

また、ポート 1 8 には、フラットケーブル 2 3 を介してハードディスク 2 4 (HDD) が接続されている。

#### 【0 0 1 9】

そして、ポート 1 8 に接続されたハードディスク 2 4 においては、OS (オペレーティング・システム) が記憶されている OS 記憶領域 2 4 a や、拡張 BIOS (ベーシック・インプット・アウトプット・システム) が記憶されている拡張 BIOS 記憶領域 2 4 b、ゲームソフトであるアプリケーションプログラムが記憶されているアプリケーション記憶領域 2 4 c などが形成されている。従って、ハードディスク 2 4 は、「第 2 記憶手段」に相当するものである。

#### 【0 0 2 0】

また、拡張スロット 1 9 は、ビデオボード 2 5 を接続するための挿入口である。

尚、拡張スロット 1 9 を介して接続されたビデオボード 2 5 は、出力装置 2 1 の一つである液晶ディスプレイ (図 3 の符号 2 1 参照) に絵や文字を表示するためのグラフィックス・アクセラレータを内蔵したボードであって、本実施の形態に係る情報処理装置 1 におけるゲームソフトの動作に耐え得るレベルの解像度や描画速度のパフォーマンスをもつものである。

#### 【0 0 2 1】

また、拡張スロット 2 0 は、サウンドボード 2 6 を接続するための挿入口である。

尚、拡張スロット 2 0 を介して接続されたサウンドボード 2 6 は、出力装置 2 1 の一つであるスピーカ (不図示) から出力される FM 音源や PCM 音源などのチップが載ったものであり、本実施の形態に係る情報処理装置 1 におけるゲームソフトの動作に耐え得るレベルのパフォーマンスをもつものである。

#### 【0 0 2 2】

続いて、本実施の形態に係る情報処理装置 1 を起動する際の動作について、図 2 のフローチャートに基づいて説明する。図 2 は、本実施の形態に係る情報処理装置を起動する際に実行される開始プログラムのフローチャートを示した図である。

#### 【0 0 2 3】

本実施の形態に係る情報処理装置 1 では、起動されると、ROM 1 3 の開始プログラム記憶領域 1 3 c に記憶された開始プログラムが CPU 1 2 によって実行される。

#### 【0 0 2 4】

すなわち、図 2 に示すように、開始プログラムが実行されると、まず、S 1 1 において、ブートプログラムが実行される。

この点、ブートプログラムとは、ROM 1 3 のブートプログラム記憶領域 1 3 a に記憶されているものであり、ハードディスク 2 4 内にある拡張 BIOS (ベーシック・インプット・アウトプット・システム) を含めた各種デバイスの初期化や、ハードディスク 2 4 内にある OS (オペレーティング・システム) の初期化が行われる。

#### 【0 0 2 5】

このとき、ハードディスク 2 4 内にある OS (オペレーティング・システム) は RAM 1 4 にロードされ起動されることから、この観点からすれば、ROM 1 3 はブート ROM と言える。

#### 【0 0 2 6】

次に、開始プログラムでは、S 1 2 に進むと、障害点検プログラムが実行される。

この点、障害点検プログラムとは、ROM 1 3 の障害点検プログラム記憶領域 1 3 a に記憶され、ハードディスク 2 4 の障害に対する点検を行うものであり、ハードディスク 2 4 自身の破損などの障害を点検したり、ハードディスク 2 4 に記憶されたプログラムの変更・改竄などの障害を点検したりする。

#### 【0 0 2 7】

次に、開始プログラムでは、S 1 3 に進むと、ハードディスク 2 4 の障害があるか否かを判断する。この判断は、上述した S 1 2 の障害点検プログラムの実行結果に基づいて行われる。

**【0028】**

このとき、ハードディスク 2 4 の障害がないと判断する場合には (S 1 3 : N O ) 、 S 1 4 に進んで、ハードディスク 2 4 内にあるアプリケーションプログラムを R A M 1 4 にロードして、アプリケーションプログラムの実行を開始する。一方、ハードディスク 2 4 の障害があると判断する場合には (S 1 3 : Y E S ) 、 S 1 5 に進んで、出力装置 2 1 の一つである液晶ディスプレイ (図 3 の符号 2 1 参照) にエラー表示をする。

**【0029】**

以上詳細に説明したように、本実施の形態に係る情報処理装置 1 では、図 1 に示すように、ハードディスク 2 4 とは別個のマザーボード 1 1 上の R O M 1 1 の障害点検プログラム記憶領域 1 3 a に障害点検プログラムが記憶されていることから、障害点検プログラムの点検対象であるハードディスク 2 4 に障害が発生しても、障害点検プログラムの正当性を保証できる。

**【0030】**

また、本実施の形態に係る情報処理装置 1 は、図 3 に示すように、業務用ゲーム装置として使用されており、さらに、図 2 に示すように、R O M 1 3 に記憶された障害点検プログラムは起動時に実行され、ハードディスク 2 4 の障害に対する点検を業務開始前に実行する。従って、業務用ゲーム装置の遊技者に不快感を与えることなく、業務中のトラブルを事前に防止する対策を行うことができる。

**【0031】**

尚、本発明は上記実施の形態に限定されるものでなく、その趣旨を逸脱しない範囲で様々な変更が可能である。

例えば、本実施の形態に係る情報処理装置 1 は、図 3 に示すように、業務用ゲーム装置として使用されているものであるが、この点、市販のパーソナルコンピュータであってもよく、この場合には、入力装置 2 2 には、操作テーブル 2 2 に代わって、キーボードや、マウス、ジョイスティックなどが使用され得る。

**【0032】**

また、本実施の形態に係る情報処理装置 1 では、「第 2 記憶手段」としてハードディスク 2 4 を使用しているが、この点、電氣的に内容を変更できるフラッシュ・メモリなどを使用してもよく、この場合には、障害点検プログラムは、フラッシュ・メモリなどの障害に対する点検を行うこととなる。

**【産業上の利用可能性】****【0033】**

本発明は、情報処理装置における障害の点検に適用し得る。

**【図面の簡単な説明】****【0034】**

【図 1】 本実施の形態に係る情報処理装置のブロック図である。


【図 2】 本実施の形態に係る情報処理装置を起動する際に実行される開始プログラムのフローチャートを示した図である。

【図 3】 本実施の形態に係る情報処理装置の斜視図である。


**【符号の説明】****【0035】**

- 1 情報処理装置
- 1 1 マザーボード
- 1 2 C P U
- 1 3 R O M
- 2 4 ハードディスク


【書類名】 図面  
【図 1】



【図 2】



【図 3】



【書類名】 要約書

【要約】

【課題】 障害点検プログラムの点検対象である記憶装置に障害が発生しても、障害点検プログラムの正当性を保証できる情報処理装置を提供すること。

【解決手段】 情報処理装置 1 では、ハードディスク 2 4 とは別個のマザーボード 1 1 上の ROM 1 1 の障害点検プログラム記憶領域 1 3 a に障害点検プログラムが記憶されていることから、障害点検プログラムの点検対象であるハードディスク 2 4 に障害が発生しても、障害点検プログラムの正当性を保証できる。

【選択図】 図 1

特願 2 0 0 4 - 2 4 5 3 3 7

出 願 人 履 歴 情 報

識別番号

[ 5 9 8 0 9 8 5 2 6 ]

1. 変更年月日

1 9 9 8 年 7 月 2 3 日

[変更理由]

新規登録

住 所

東京都江東区有明 3 丁目 1 番地 2 5

氏 名

アルゼ株式会社



**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

IN RE APPLICATION OF: Jun HAISHIMA

SERIAL NO: 11/205,121

GAU: 2113

FILED: August 17, 2005

EXAMINER:

FOR: INFORMATION PROCESS DEVICE

**INFORMATION DISCLOSURE STATEMENT UNDER 37 CFR 1.97**

COMMISSIONER FOR PATENTS  
ALEXANDRIA, VIRGINIA 22313

SIR:

Applicant(s) wish to disclose the following information.

**REFERENCES**

- ☒ The applicant(s) wish to make of record the reference(s) cited in the attached Extended European Search Report and listed on the attached form PTO-1449. Copies of the listed reference(s) are attached, where required, as are either statements of relevancy or any readily available English translations of pertinent portions of any non-English language reference(s).
- ☐ Online credit card payment is being made in the amount required under 37 CFR §1.17(p).

**RELATED CASES**

- ☐ Attached is a list of applicant's pending application(s), published application(s) or issued patent(s) which may be related to the present application. In accordance with the waiver of 37 CFR 1.98 dated September 21, 2004, copies of the cited pending applications are not provided. Cited published and/or issued patents, if any, are listed on the attached PTO form 1449.
- ☐ Online credit card payment is being made in the amount required under 37 CFR §1.17(p).

**CERTIFICATION**


- ☐ Each item of information contained in this information disclosure statement was first cited in any communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of this statement.
- ☐ No item of information contained in this information disclosure statement was cited in a communication from a foreign patent office in a counterpart foreign application or, to the knowledge of the undersigned, having made reasonable inquiry, was known to any individual designated in 37 CFR §1.56(c) more than three months prior to the filing of this statement.

**DEPOSIT ACCOUNT**

- ☒ Please charge any additional fees for the papers being filed herewith and for which no check or credit card payment is enclosed herewith, or credit any overpayment to deposit account number 15-0030.

Respectfully submitted,

OBLON, SPIVAK, McCLELLAND,  
MAIER & NEUSTADT, P.C.



Bradley D. Lytle

Registration No. 40,073

Customer Number

**22850**

Tel. (703) 413-3000  
Fax. (703) 413-2220  
(OSMMN 05/03)

**Paul J. Killos**  
Registration No. **33,014**

Form PTO 1449 (Modified)		U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE		ATTY DOCKET NO. <b>276900US8</b>		SERIAL NO. <b>11/205,121</b>	
LIST OF REFERENCES CITED BY APPLICANT				APPLICANT <b>Jun HAISHIMA</b>			
				FILING DATE <b>August 17, 2005</b>		GROUP <b>2113</b>	
<b>U.S. PATENT DOCUMENTS</b>							
EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE IF APPROPRIATE
	AA	US 6,449,735 B1	9/10/2002	David A. EDWARDS, et al.			
	AB						
	AC						
	AD						
	AE						
	AF						
	AG						
	AH						
	AI						
	AJ						
	AK						
	AL						
	AM						
	AN						
<b>FOREIGN PATENT DOCUMENTS</b>							
		DOCUMENT NUMBER	DATE	COUNTRY	TRANSLATION YES                      NO		
	AO	JP 9-319445	12/12/1997	Japan (with English Abstract)			x
	AP	JP 2000-35888	2/2/2000	Japan (with English Abstract)			x
	AQ	EP 0 774 716 A1	5/21/1997	Europe			
	AR	EP 0 801 387 A2	10/15/1997	Europe			
	AS						
	AT						
	AU						
	AV						
<b>OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, etc.)</b>							
	AW						
	AX						
	AY						
	AZ					<input type="checkbox"/> Additional References sheet(s) attached	
Examiner					Date Considered		
*Examiner: Initial if reference is considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.							

10

EP 36141 (2)

## EUROPEAN PATENT OFFICE

## Patent Abstracts of Japan

PUBLICATION NUMBER : 09319445  
PUBLICATION DATE : 12-12-97


APPLICATION DATE : 27-05-96  
APPLICATION NUMBER : 08132214

APPLICANT : NEC SHIZUOKA LTD;

INVENTOR : SUGIURA ETSUSHI;

INT.CL. : G06F 1/00 G06F 1/26 G06F 9/06  
G06F 13/00 H04M 1/65 H04N 1/32

TITLE : INFORMATION PROCESSOR WITH  
AUTOMATIC RECORDING FUNCTION



ABSTRACT : PROBLEM TO BE SOLVED: To provide an information processor with an automatic recording function which can receive a telephone or a facsimile coming at random even without setting an operating state at all times.

SOLUTION: This information processor has an automatic power source control circuit 109 provided with a means for turning on/off a power source in response to a prescribed activation factor and a means for outputting the activation factor information of power source ON, hard disk 107 for storing an OS and an AP for performing automatic TEL recording and automatic FAX reception, and FROM 104 for storing a BOOT program containing a routine for starting the OS and the routine of high-speed diagnosis/initialization processing for diagnosing/initializing a hardware environment required for executing the AP. When the power source is turned on, a CPU 103 starts the BOOT program. When the activation factor shown by the activation factor information is the arrival of a ringer, the AP is executed after the routine of high-speed diagnosis/initialization processing, and the command for power source turning-off is sent to the automatic power source control circuit 109.

COPYRIGHT: (C)1997,JPO

(19) 日本国特許庁 (J P)

(12) 公開特許公報 (A)

(11) 特許出願公開番号

特開平9-319445

(43) 公開日 平成9年(1997)12月12日

(51) Int.Cl. <sup>8</sup>	識別記号	序内整理番号	F I	技術表示箇所
G 0 6 F 1/00	3 7 0		G 0 6 F 1/00	3 7 0 B
1/26			9/06	4 1 0 B
9/06	4 1 0		13/00	3 5 4 Z
13/00	3 5 4		H 0 4 M 1/65	D
H 0 4 M 1/65			H 0 4 N 1/32	Z

審査請求 有 請求項の数 4 O L (全 9 頁) 最終頁に続く

(21) 出願番号 特願平8-132214

(22) 出願日 平成8年(1996)5月27日

(71) 出願人 00019/366

静岡日本電気株式会社

静岡県掛川市下俣4番2号

(72) 発明者 杉浦 悦志

静岡県掛川市下俣4番2号 静岡日本電気株式会社内


(74) 代理人 弁理士 志賀 正武

## (54) 【発明の名称】 留守録機能付き情報処理装置

## (57) 【要約】

【課題】 常時稼働状態としなくても不定期に到来する電話やファクシミリの受信を行うことができる留守録機能付き情報処理装置を提供する。

【解決手段】 所定の起動要因にตอบสนองし電源の投入・切断をする手段および電源投入の起動要因情報を出力する手段を含む自動電源制御回路109と、OSおよびTEL留守録、FAX自動受信を行うAPを記憶するハードディスク107と、OSを起動するルーチンおよびAPの実行に必要なハードウェア環境の診断・初期化のための高速・診断初期化処理のルーチンを含むBOOTプログラムを記憶するFROM104とを有する。CPU103は、電源投入によりBOOTプログラムを起動し、起動要因情報が示す起動要因がリング到来の場合には、高速・診断初期化処理のルーチンを実行後、APを実行し、自動電源制御回路に電源切断の指令を送る。



**【特許請求の範囲】**

【請求項1】 所定の起動要因に応答して電源を投入または切断する手段および電源投入の起動要因を判別し、該判別結果を示す起動要因情報を出力する手段を備えた自動電源制御回路と、

- a. オペレーティングシステム、
- b. 電話の留守録処理およびファクシミリの自動受信処理を行うアプリケーションプログラム、および
- c. 前記オペレーティングシステムを起動するためのルーチン並びに少なくとも前記アプリケーションプログラムの実行に必要とされるハードウェア環境の診断および初期化を高速に行う高速・診断初期化処理を行うためのルーチンを含んだBOOTプログラムを記憶する記憶手段と、

電源投入により前記BOOTプログラムの実行を開始し、前記起動要因情報が示す起動要因がリングの到来である場合には、前記高速・診断初期化処理を行うためのルーチンを実行した後、前記アプリケーションプログラムを実行し、この実行後、前記自動電源制御回路に電源切断の指令を送る制御手段とを具備することを特徴とする留守録機能付き情報処理装置。

【請求項2】 前記BOOTプログラムは、前記高速・診断初期化処理を行うためのルーチンの他、システムの全てのハードウェア環境の診断と初期化を行うための充実診断処理のルーチンを含み、

前記制御手段は、当該BOOTプログラムの実行の際、

- a. 前記起動要因情報が示す起動要因がリングの到来である場合には、前記高速・診断初期化処理を行うためのルーチンを実行した後、前記アプリケーションプログラムを実行し、この実行後、前記自動電源制御回路に電源切断の指令を送り、
- b. 前記起動要因情報が示す起動要因が電源投入のためのスイッチ操作である場合には、前記充実診断処理のルーチンを実行した後、前記オペレーティングシステムを起動することを特徴とする請求項1記載の留守録機能付き情報処理装置。

【請求項3】 電源が供給されない状況下においても記憶内容を保持する不揮発性記憶手段を具備し、

前記制御手段は、前記リングの到来により前記BOOTプログラムを実行し、その際のハードウェア環境の診断において異常を検出した場合には、異常があったことを示すリング起動エラー情報とその異常の内容を示す情報を前記不揮発性記憶手段に格納すると共に前記自動電源制御回路に電源切断の指令を送り、

前記スイッチ操作により前記BOOTプログラムを実行し、その際のハードウェア環境の診断において異常を検出した場合は、その異常内容の表示を行うと共にシステムを停止させ、

前記BOOTプログラムの実行において前記不揮発性記憶手段に前記リング起動エラー情報が記憶されている場

合には前記不揮発性記憶手段に記憶された前記異常内容を示す情報の表示を行うことを特徴とする請求項2に記載の留守録機能付き情報処理装置。

【請求項4】 前記アプリケーションプログラムは、外来のリングが電話に対応したのかファクシミリに対応したのかを判別し、当該リングが電話に対応したものである場合には留守録着信処理を行い、ファクシミリに対応したものである場合には自動受信処理を行うものであることを特徴とする請求項1～3のいずれか1の請求項に記載の留守録機能付き情報処理装置。

**【発明の詳細な説明】****【0001】**

【発明の属する技術分野】この発明は、ファクシミリ（以下、FAXと略する。）および電話（以下、TELと略する。）の通信機能を有すると共にいわゆる留守録機能を有する情報処理装置に関する。

**【0002】**

【従来の技術】従来、情報処理装置に留守録機能を持たせるためには、常時、情報処理装置の電源を投入状態としておくと共にそのシステムを起動状態としておき、オペレーティングシステム（以下、OSと略する。）とTELの留守録処理を備えたFAXモデム用の業務用AP（以下、TELFAX専用APと称する。）を稼働させておく必要があった。このための手段として、毎日、ある決まった時間に情報処理装置の電源を入れておくという方法を採用していた。

【0003】この種の従来技術については、例えば特開平05-061569号公報に開示されている。図6は同公報に開示された従来の装置の構成を示すものである。

【0004】図6に示す情報処理装置は、現在の時刻データを送出する時計手段たる時計回路部601と、外部から設定される時刻データを保持する保持手段たる時刻設定回路部602と、この保持した時刻データと時計回路部601からの時刻データとを比較する比較手段たる自動起動回路部603と、この比較結果が一致したときに自装置の電源を投入する電源投入手段たる電源スイッチ部604とにより構成されている。この公報に記載の技術によれば、毎日、ある決まった時間に情報情報処理装置が自動起動されるため、結果的にシステムとAPとを常時稼働させておくことができる。

【0005】また、レジューム技術を利用することにより高速に情報処理装置の起動を行うようにする技術も検討されていたが、この場合もなるべく消費電力を抑え、装置の高速な再起動を実現する必要がある。特開平06-161590号公報にこの種のレジューム技術を利用した装置が開示されている。図7は同公報に開示された従来の装置の構成を示すものである。

【0006】図7に示す装置においては、主記憶装置701のみに電源装置703から電源が供給され、主記憶

装置701以外への電源供給は遮断されており、これにより省電力化が図られている。そして、レジュームスイッチ707等からの起動要求があった場合、レジューム制御装置708の判断と制御により、そのまま主記憶装置701の主記憶情報の内容で高速に起動することでAPの作業再開が行われる。この場合、TELFAX専用APを常に稼働させるには、TELFAX専用APを常に主記憶上に常駐させる必要がある。

【0007】

【発明が解決しようとする課題】ところで、上述した従来の留守録機能付き情報処理装置は以下の問題点を有していた。

【0008】(1) 従来の留守録機能付き情報処理装置は、起動中にかかってきたTELやFAXの着信を失敗する可能性がある。すなわち、通常、情報処理装置の起動においては、環境の診断を行い、更にOSを起動し、その後に業務用のAPを起動し常駐させる、という一連の処理を必要とし、この処理には大変長時間を要する。このため、ある相手装置からの着信があった場合に、この一連の処理が長時間に及ぶことから、当該相手装置は大抵の場合にタイムアウトエラーとしての取扱い、すなわち、この情報処理装置の使用者が不在であるとみなし送信処理を止める取扱いをしてしまうからである。

【0009】(2) 従来の留守録機能付き情報処理装置は、リングが来ない場合でも装置を稼働させておく必要があり、このために無駄な電力を消費してしまう。

【0010】(3) 上述したレジューム制御方式の装置は、レジュームで復帰する際、ハードウェア不調が発生したままで起動した場合に装置に異常が発生し、これにより業務用APが暴走してしまう可能性がある。

【0011】この発明は、以上説明した事情に鑑みてなされたものであり、電源を常時投入状態とし、システムを稼働しておかなくても不定期に到来する電話やファクシミリの受信を行うことができ、また、留守録の際の異常発生による暴走の対策の施された留守録機能付き情報処理装置を提供することを目的とするものである。

【0012】

【課題を解決するための手段】請求項1に係る発明は、所定の起動要因に応答して電源を投入または切断する手段および電源投入の起動要因を判別し、該判別結果を示す起動要因情報を出力する手段を備えた自動電源制御回路と、

- a. オペレーティングシステム、
- b. 電話の留守録処理およびファクシミリの自動受信処理を行うアプリケーションプログラム、および
- c. 前記オペレーティングシステムを起動するためのルーチン並びに少なくとも前記アプリケーションプログラムの実行に必要とされるハードウェア環境の診断および初期化を高速に行う高速・診断初期化処理を行うためのルーチンを含んだBOOTプログラムを記憶する記憶手

段と、電源投入により前記BOOTプログラムの実行を開始し、前記起動要因情報が示す起動要因がリングの到来である場合には、前記高速・診断初期化処理を行うためのルーチンを実行した後、前記アプリケーションプログラムを実行し、この実行後、前記自動電源制御回路に電源切断の指令を送る制御手段とを具備することを特徴とする留守録機能付き情報処理装置を要旨とする。

【0013】請求項2に係る発明は、前記BOOTプログラムは、前記高速・診断初期化処理を行うためのルーチンの他、システムの全てのハードウェア環境の診断と初期化を行うための充実診断処理のルーチンを含み、前記制御手段は、当該BOOTプログラムの実行の際、

a. 前記起動要因情報が示す起動要因がリングの到来である場合には、前記高速・診断初期化処理を行うためのルーチンを実行した後、前記アプリケーションプログラムを実行し、この実行後、前記自動電源制御回路に電源切断の指令を送り、

b. 前記起動要因情報が示す起動要因が電源投入のためのスイッチ操作である場合には、前記充実診断処理のルーチンを実行した後、前記オペレーティングシステムを起動することを特徴とする請求項1記載の留守録機能付き情報処理装置を要旨とする。

【0014】請求項3に係る発明は、電源が供給されない状況下においても記憶内容を保持する不揮発性記憶手段を具備し、前記制御手段は、前記リングの到来により前記BOOTプログラムを実行し、その際のハードウェア環境の診断において異常を検出した場合には、異常があったことを示すリング起動エラー情報とその異常の内容を示す情報を前記不揮発性記憶手段に格納すると共に前記自動電源制御回路に電源切断の指令を送り、前記スイッチ操作により前記BOOTプログラムを実行し、その際のハードウェア環境の診断において異常を検出した場合は、その異常内容の表示を行うと共にシステムを停止させ、前記BOOTプログラムの実行において前記不揮発性記憶手段に前記リング起動エラー情報が記憶されている場合には前記不揮発性記憶手段に記憶された前記異常内容を示す情報の表示を行うことを特徴とする請求項2に記載の留守録機能付き情報処理装置を要旨とする。

【0015】請求項4に係る発明は、前記アプリケーションプログラムは、外来のリングが電話に対応したもののかファクシミリに対応したもののかを判別し、当該リングが電話に対応したものである場合には留守録着信処理を行い、ファクシミリに対応したものである場合には自動受信処理を行うものであることを特徴とする請求項1～3のいずれか1の請求項に記載の留守録機能付き情報処理装置を要旨とする。

【0016】

【発明の実施の形態】以下、図面を参照し、本発明の実施の形態について説明する。

## A. 第1の実施形態

図1は、本発明の第1の実施形態である留守録機能付き情報処理装置101の回路構成を示すブロック図である。同図において、103はこの情報処理装置101の制御中枢たるCPUである。このCPU103からバス105が導出されており、このバス105にはRAM102、フラッシュROM（以下、FROMと称する。）104および入出力機構106が接続されている。

【0017】入出力機構106は、CPU103と各種入出力装置との間で情報の授受が行われる際のインタフェースとしての役割を果たす手段である。また、この入出力機構106は、後述する起動要因情報を保持し、CPU103に通知する役割を果たす。

【0018】また、入出力機構106には、ハードディスク107と、FAXモデム108と、自動電源制御回路109とが接続されている。さらにこの情報処理装置101には、電源投入を指示するためのスイッチ110と、この情報処理装置内の各部に電源を供給する電源回路114が設けられている。電源回路114は、このスイッチ110の操作または上記自動電源制御回路109からの指令により電源投入／遮断が切り換えられるように構成されている。

【0019】FAXモデム108は、コネクタたるTEL端子113を介して外部電話回線と接続されている。FAXモデム108は、この外部電話回線から到来するリングを受信することにより、自動電源制御回路109にリング信号を供給する。

【0020】自動電源制御回路109は、所定の起動要因があるとこれに応答して電源回路114の電源を自動に投入または切断する手段を有している。この起動要因の1つにFAXモデム108からのリング信号の到来がある。自動電源制御回路109は、このリング信号を検出することにより、電源回路114のスイッチをON状態にして電源を投入し、この情報処理装置を自動起動させる。また、自動電源制御回路109は、電源回路114の電源投入が行われた場合にその起動要因が何であるかを判別する電源投入要因判別手段と、その判別結果を上述した起動要因情報として入出力機構106に通知する手段とを備えている。

【0021】ハードディスク107は、周知の通り、記憶内容を変更することができ、かつ、電源が供給されない状況下においても記憶内容を保持することができる不揮発性の記憶手段である。このハードディスク107には、ソフトウェアとして、OS112と、TELFAX専用AP111とが分割して記憶されている。これらのうちTELFAX専用AP111は、外来のリングにตอบสนองして、FAXの受信またはTELの留守録を行うための一連の命令からなるアプリケーションプログラムである。

【0022】FROM104も、記憶内容を変更するこ

とができ、電源が供給されない状況下においても記憶内容を保持することができる不揮発性の記憶手段である。このFROM104には、OS112をロードするルーチン、少なくとも上記TELFAX専用AP111の実行時に必要とされるシステムのハードウェア環境の診断と初期化を高速に行う高速・診断初期化処理をルーチンを含むBOOTプログラムが記憶されている。

【0023】次に本実施形態の動作について、リングによる電源ON時の場合とスイッチの投入による電源ON時の場合とに分けて説明する。図2は電源ON時のBOOTプログラムの処理フローを示し、図3はリング起動によるTELFAX専用APの処理フローを示してある。

【0024】最初に図2を参照し、電源ON時の処理について説明する。外部の電話回線からのリングが到来し、FAXモデム108から自動電源制御回路109にリング信号が送られると、自動電源制御回路109により電源回路114の電源投入が行われる。また、自動電源制御回路109の電源投入要因判別手段により、電源投入の起動要因の判別が行われ、その判別結果を示す起動要因情報、すなわち、この場合には起動要因がリングの到来であることを示す起動要因情報が入出力機構106経由でCPU103に送られる。

【0025】CPU103は、電源が投入されたことにより、FROM104内のBOOTプログラムの実行を開始する（ステップ201）。まず、ステップ202において、CPU103は、FROM104内にリング起動エラー情報が無いかどうかを判断する。このリング起動エラー情報がない場合にはステップ203に進み、入出力機構106から供給される起動要因情報に基づき起動要因を判別する。この場合、当該起動要因がリングの到来であるとの判別結果が得られるため、ステップ203からステップ204に進み、実行対象を高速・診断初期化処理のルーチンに切り換え、少なくとも上記TELFAX専用AP111の実行時に必要とされるハードウェア環境の診断と初期化を極めて短時間で処理する高速診断処理を実行する。この診断の最後に、正常に終了したかどうかを判断し（ステップ205）、正常に終了した場合にはステップ206でFROM104内のリング起動エラー情報をクリアする。

【0026】診断が終了するとステップ207でリングでの起動かどうかを再度調べ、リングでの起動の場合はステップ208でTELFAX専用APを起動し、処理を終了する（ステップ209）。このようにリング起動の場合には、極めて所要時間の短い高速診断処理を実行した後、OSを起動することなく、直ちにTELFAX専用AP111の実行に移行するので、相手装置がタイムアウトエラーとして取扱うこともない。

【0027】一方、電源の起動がスイッチ110の押下により行われた場合には、起動要因がスイッチ押下であ

ることを示す起動要因情報が入出力機構106経由でCPU103に送られる。このため、BOOTプログラムの実行においてステップ203に進んだ際、その起動要因の判別において当該起動がリング起動でないとの判別結果が得られることからステップ211に進むこととなる。そして、ステップ211に進むと、OSが動作するために必要な全てのハードウェア環境の診断と初期化を行う充実診断処理を行う。その後、ステップ205に進み、正常に終了したかどうかを判断し正常に終了した場合、ステップ206でリング起動エラー情報をクリアする。そして、診断が終了するとステップ207でリングでの起動かどうかを再度調べ、リングでの起動でない場合はステップ218でOSを起動し、処理を終了する(ステップ209)。

【0028】次に起動中に異常が発生した場合の処理を説明を行う。最初にリングによる起動中にハードウェアの異常が発生した場合を説明する。ステップ204のハードウェア診断で異常が発生した場合、その後、ステップ205で正常終了かどうかを調べる。ここで、異常が発生した場合、ステップ212で異常内容のエラー表示を行う。このエラー表示処理の後、ステップ213で起動の要因を調べ、リング起動の場合は、ステップ214でFROM104内にリング起動エラー情報をセットし、ステップ215で異常内容の情報をFROM104内に格納する。次にステップ216に進むと、CPU103はこのBOOTプログラムに従って自動電源制御回路109に電源切断の指令を送る。この結果、自動電源制御回路109は、電源回路114のスイッチをOFF状態とし、この情報処理装置を自動停止させる。これにより処理が終了することとなる。

【0029】もし、スイッチ110の押下により起動が行われた場合において、ステップ211のハードウェア診断で異常が発生した場合も、その後、ステップ205で正常終了かどうかを調べる。異常が発生した場合ステップ212で異常内容のエラー表示を行う。そして、エラー表示処理後、ステップ213で起動の要因を調べ、リング起動でない場合は、FROM104内にステップ219でリング起動エラー情報をクリアし、ステップ220でこのままシステムを停止させる。

【0030】その後、再びこの情報処理装置の起動が行われると、BOOTプログラムの実行の際、ステップ202でリング起動エラー情報が無いかどうかを判断する。ここで、情報処理装置のリング起動は過去行われ、その際のBOOTプログラムの実行においてハードウェアの異常が検出された場合、同BOOTプログラムのステップ214、215においてリング起動エラー情報および異常内容を示す情報がFROM104に格納される。このFROM104は不揮発性の記憶手段であるため、その後の電源断によって消滅しない。そして、今回のBOOTプログラムの起動においてステップ202で

その内容を確認することとなり、その際にFROM104内にリング起動エラー情報があれば、ステップ210で異常内容のエラー表示を行い、ステップ203に処理が移行する。

【0031】次に、図3を用いて、リングで起動した場合のTELFAX専用APの処理フローを説明する。ステップ301でBOOTプログラムからTELFAX専用APが起動される。ステップ302で受信がTELかFAXかを調べる。TELの場合はステップ303で留守録の処理を行う。もし、ステップ302でFAXの場合は、ステップ305でFAXの受信処理を行う。次にステップ304に進むと、CPU103はこのBOOTプログラムに従って自動電源制御回路109に電源切断の指令を送る。この結果、自動電源制御回路109は、電源回路114のスイッチをOFF状態とし、この情報処理装置を自動停止させる。これにより処理が終了することとなる。

#### 【0032】B. 第2の実施形態

図4は、本発明の第2の実施形態である情報処理装置401の回路構成を示すブロック図である。上記第1の実施形態では、ハードディスク107にTELFAX専用AP111を搭載した。本実施形態は、このようにする代わりに、図4に示すように、BOOTプログラムが存在するFROM404の空き領域を用いてTELFAX専用AP411を搭載するものである。他の構成については、上記第1の実施形態と同様である。従って、図4に示す構成において、前掲図1において示した各部と対応する各部分には、図1において使用している各符号と十の位および一の位の数字を同じくする400番台の符号を付すことにより上記第1の実施形態との対応関係を明確化し、構成の説明に代える。本実施形態においても上述した第1の実施形態と同様な作用効果が得られる。

#### 【0033】C. 第3の実施形態

図5は、この発明の第3の実施形態である留守録機能付き情報処理装置の構成を示すブロック図である。本実施形態は、上述の第1の実施形態におけるFROM104を、バッテリー515によってバックアップされ、電源を落としても内容が消去されないように構成した不揮発性メモリ(以下、BUMと称する。)516と、内容を書き替えることができないROM504に置き換えたものである。上記第1の実施形態においては、リング起動エラー情報と異常内容の情報をFROM104に格納したが、本実施形態ではこれらの情報をBUM516に格納するようにしている。また、上記第1の実施形態においてBOOTプログラムはFROM104に格納したが、本実施形態ではこのBOOTプログラムをROM504に格納している。他の構成については、上記第1の実施形態と同様である。従って、図5に示す構成において、前掲図1において示した各部と対応する各部分には、図1において使用している各符号と十の位および一



の位の数字を同じくする500番台の符号を付すことにより上記第1の実施形態との対応関係を明確化し、構成の説明に代える。本実施形態においても上述した第1の実施形態と同様な作用効果が得られる。

#### 【0034】

【発明の効果】本発明によれば以下の効果が得られる。

(1) 本発明によれば、リングが入った時に自動電源制御回路によって装置が起動されると共に起動要因の判定が行われ、リングによる起動であるとの判定結果が得られた場合には、装置の高速起動が行われ、タイムアウトを生じさせることなく、TELFAX専用APを移動させ、リング処理が行われ、業務終了後には装置の電源がOFFとされる。従って、本発明によれば、情報処理装置を常時稼働状態にしておかなくても、留守録機能を行わせることができる。

(2) 本発明によれば、情報処理装置を無駄に稼働させることがないため、無駄な電力消費を減らすことができる。

(3) 本発明によれば、リング起動時にハードウェア環境の診断や初期化を行い、異常を検出した場合にその旨の記録を残し、自動電源制御回路により装置の電源を切断するようにしたので、留守録起動中に装置に異常が発生した場合でもハードウェアを暴走させることなく、暴走によるデータ破壊等を防止することができる。

#### 【図面の簡単な説明】

【図1】この発明の第1の実施形態である留守録機能付き情報処理装置の構成を示すブロック図である。

【図2】同実施形態における電源ON時のBOOTプログラムの処理フローを示すフローチャートである。

【図3】同実施形態においてリング起動時に実行されるTELFAX専用APの処理フローを示すフローチャー

トである。

【図4】この発明の第2の実施形態である留守録機能付き情報処理装置の構成を示すブロック図である。

【図5】この発明の第3の実施形態である留守録機能付き情報処理装置の構成を示すブロック図である。


【図6】従来の情報処理装置の構成を示すブロック図である。

【図7】従来の情報処理装置の構成を示すブロック図である。


#### 【符号の説明】

101, 401, 501	留守録機能付き情報処理装置
102, 402, 502	RAM
103, 403, 503	CPU (制御手段)
104, 404	FROM (書替可能な不揮発性記憶手段)
504	ROM
516	BUM (書替可能な不揮発性記憶手段)
105, 405, 505	バス
106, 406, 506	入出力機構
107, 407, 507	ハードディスク
108, 408, 508	FAXモデム
109, 409, 509	自動電源制御回路
110, 410, 510	スイッチ
111, 411, 511	TELFAX専用AP (アプリケーションプログラム)
112, 412, 512	OS (オペレーティングシステム)
113, 413, 513	TEL端子
114, 414, 514	電源回路


【図3】




【図1】




【図4】




【図5】




【図6】



【图2】



【図7】



フロントページの続き

(51)Int. Cl.<sup>6</sup>  
H 0 4 N 1/32

識別記号 片内整理番号

F I  
G 0 6 F 1/00

技術表示箇所

3 3 4 G

8/

EP 36141 (2)

# EUROPEAN PATENT OFFICE

## Patent Abstracts of Japan

PUBLICATION NUMBER : 2000035888  
PUBLICATION DATE : 02-02-00


APPLICATION DATE : 17-07-98  
APPLICATION NUMBER : 10203881

APPLICANT : YAMAHA CORP;

INVENTOR : SUGIYAMA TADASHI;

INT.CL. : G06F 9/445 G06F 13/00 G10K 15/04

TITLE : COMMUNICATION TERMINAL AND COMMUNICATION SYSTEM



ABSTRACT : PROBLEM TO BE SOLVED: To reduce trouble and cost which are needed for the updation of a service program that makes a processing means execute a fault diagnosis, repair, etc., in a communication terminal.

SOLUTION: A karaoke terminal 3 has a ROM 22 and the ROM 22 stores a service program which makes a CPU 20 execute processing that checks and repairs the failure, etc., of a hard disk drive 24. The drive 24 stores an area where an application program which makes the CPU 20 carry out karaoke play processing, etc., is stored and the service program which makes the CPU 20 execute processing that checks and repairs the failure, etc., of the terminal 3. In the case of updating the service program, a new service program transmitted from a public line network 2 is inputted to the CPU 20 through a communication interface 28 and the CPU 20 writes the new service program in the drive 24.

COPYRIGHT: (C)2000,JPO

は、このようなアプリケーションプログラムにしたがってCPU20により実行される処理が正常に実行されているかをテストする故障診断プログラムP3や、アプリケーションプログラムにしたがった処理が正常に実行されていない場合に、CPU20に修復処理を実行させる修復プログラムP4などが記憶されている。

【0013】図1において、操作部26は、テンキーやモード切換キーなどの各種のキースイッチを備えており、使用者がこれらのスイッチを操作して、予約するカラオケ曲の曲番号等を入力することができる。上述したように、カラオケ端末3の電源がオンされると、ハードディスク装置24に記憶されたアプリケーションプログラムがRAM23にロードされ、カラオケ演奏処理が開始されるが、カラオケ端末3の起動時に操作部26で特殊なキー操作を行うことにより、ハードディスク装置24またはROM22からサービスプログラムがRAM23にロードされ、故障診断等のサービスプログラムが実行されるようになっている。このように本実施形態では、通常のカラオケ演奏処理を行う場合と、故障診断等のサービスプログラムを実行する場合との起動方法を分けている。本実施形態によれば、サービスプログラムの起動時に特殊なキー操作を必要とするので、通常時に誤ってサービスプログラムが実行されてしまうといった誤操作を低減できる。なお、サービスプログラムを実行させる専用のスイッチ等を操作部26に設け、このスイッチを押下することによりサービスプログラムが実行されるようにしてもよい。この場合、専用スイッチにカバー等を設けておき、誤って押下される可能性を少なくすることが好ましい。

【0014】音源装置27は、カラオケ曲データに含まれる楽音データに基づいて、楽音信号を生成するものである。RAM23にロードされたカラオケ曲データが順次音源装置27に入力され、これにより音源装置27は楽音信号を順次生成し、生成した楽音信号をスピーカ29に出力する。スピーカ29は、音源装置27において生成された楽音信号をアナログデータに変換した後増幅して放出し、これによりカラオケ曲データに対応した演奏がなされる。

【0015】表示部25はモニタを備えており、カラオケ演奏時にCD-ROM等から読み出した映像をモニタに出力する。このとき、モニタに表示される映像には、カラオケ曲データに含まれる歌詞データに基づいた歌詞が合成されて出力される。また、このカラオケ端末3に異常が発生した場合には、その異常内容等を表示する。

【0016】公衆回線網2からカラオケ端末3に送信されるデータは、通信インターフェース28を介してRAM23やハードディスク装置24に書き込まれるようになっている。

【0017】C. カラオケ端末の動作  
次に、上述した構成のカラオケ端末3の動作について説

明する。

#### C-1. サービスプログラム配信処理

まず、センタ1から公衆回線網2を介して送信されたサービスプログラムをハードディスク装置24のサービス記憶エリア24cに書き込むサービスプログラム配信処理について説明する。上述したようにセンタ1から公衆回線網2を介してサービスプログラム含んだサービスプログラムデータがカラオケ端末3に送信される。このようにセンタ1から送信されるサービスプログラムデータのヘッダには、上述した故障診断プログラムP3や修復プログラムP4などのプログラムの種類が書き込まれている。

【0018】センタ1から送信されるサービスプログラムデータは、通信インターフェース28を介してCPU20に入力される。CPU20は入力されるサービスプログラムデータのヘッダから、このサービスプログラムを書き込むエリアを指定し、ハードディスク装置24のサービス記憶エリア24cに書き込む。例えば、送信されたサービスプログラムが故障診断プログラムP3である場合には、サービス記憶エリア24cに既書き込まれている故障診断プログラムP3上に新たに送信された故障診断プログラムP3を上書きする。このようにして、ハードディスク装置24に記憶されたサービスプログラムが更新される。

【0019】本実施形態に係る通信カラオケシステムでは、ハードディスク装置24に関するサービスプログラム以外のサービスプログラムを書き換え可能なハードディスク装置24に記憶するようにしたので、サービスプログラムを更新する場合にも、センタ1から公衆回線網2を介してサービスプログラムを送信すればよい。従来のカラオケ装置では、サービスプログラムがROMに記憶されていたので、サービスプログラムを更新するには、ROM交換を行う必要があったが、このカラオケ端末3ではそのような作業を行う必要がなく、簡単かつ低コストでサービスプログラムを更新することができる。また、従来では、サービスプログラムの更新が困難または不可能な場合があり、新たなアプリケーションプログラムの変更や周辺機器の追加を行う自由度が制限されることもあった。しかし、このカラオケ端末3では、サービスプログラムの更新が簡易かつ低コストで実施できるため、アプリケーションプログラムの変更や周辺機器の追加などの自由度が大きくなる。

【0020】なお、上述したようにセンタ1から公衆回線網2を介して送信されるサービスプログラムデータに限らず、CD-ROM等に記憶されたサービスプログラムデータを図示せぬCD-ROMドライブ等により読み出して、ハードディスク装置24に記憶されたサービスプログラムを更新するようにしてもよい。

【0021】また、本実施形態においては、ハードディスク装置24のサービス記憶エリア24cに既にサービ

域、およびサービスプログラムを記憶する第2の領域を有する磁気記憶手段と、前記磁気記憶手段に関するサービスプログラムを記憶する不揮発性メモリと、前記磁気記憶手段に記憶された前記アプリケーションプログラム、前記サービスプログラム、または前記不揮発性メモリに記憶された前記磁気記憶手段に関するサービスプログラムにしたがった処理を実行する処理手段と、通信網を介して送信されるサービスプログラムを受信した場合に、前記磁気記憶手段における第2の領域に、受信したサービスプログラムを書き込む書込手段とを具備することを特徴としている。

【0006】また、請求項2に記載の通信端末は、請求項1に記載の通信端末において、前記不揮発性メモリは、書き換え可能なフラッシュメモリであり、通信網を介して送信される前記磁気記憶手段に関するサービスプログラムを受信した場合、前記書込手段は、前記不揮発性メモリに、受信した前記磁気記憶手段に関するサービスプログラムを書き込むことを特徴としている。

【0007】また、請求項3に記載の通信端末は、請求項1または2に記載の通信端末において、前記アプリケーションプログラム、前記サービスプログラムまたは前記磁気記憶手段に関するサービスプログラムにしたがった処理の実行開始を前記処理手段に指示する入力手段をさらに具備し、前記処理手段は、第1の処理手順により前記入力手段から処理開始指示が入力された場合、前記アプリケーションプログラムにしたがった処理を実行し、前記第1の処理手順と異なる第2の処理手順により前記入力手段から処理開始指示が入力された場合、前記サービスプログラムまたは前記磁気記憶手段に関するサービスプログラムにしたがった処理を実行することを特徴としている。

【0008】また、請求項4に記載の通信システムは、通信網を介して送信されるデータを受信する通信端末であって、所定のアプリケーションプログラムを記憶する第1の領域、およびサービスプログラムを記憶する第2の領域を有する磁気記憶手段と、前記磁気記憶手段に関するサービスプログラムを記憶する不揮発性メモリと、前記磁気記憶手段に記憶された前記アプリケーションプログラム、前記サービスプログラム、または前記不揮発性メモリに記憶された前記磁気記憶手段に関するサービスプログラムにしたがった処理を実行する処理手段と、通信網を介して送信されるサービスプログラムを受信した場合に、前記磁気記憶手段における第2の領域に、受信したサービスプログラムを書き込む書込手段とを有する通信端末と、前記通信端末に通信網を介してサービスプログラムを送信するデータ送信装置とを具備することを特徴としている。

【0009】

【発明の実施の形態】以下、図面を参照して本発明の実施形態について説明する。

#### A. 通信システム

まず、図1は本発明の一実施形態に係る通信システムの構成を示す図であり、この実施形態においては、本発明が適用される通信システムが通信カラオケシステムである場合について説明する。同図において、符号1は通信カラオケシステムのセンタ局（データ送信装置）を示す。センタ1には、公衆電話回線あるいはISDN等の公衆回線網（通信網）2を介して複数のカラオケ端末（通信端末）3が接続されており、センタ1は公衆回線網2を介して各カラオケ端末3に後述するアプリケーションプログラムやサービスプログラムを配信することができるようにしている。

#### 【0010】B. カラオケ端末の構成

次に、カラオケ端末3について説明する。図2に示すように、カラオケ端末3は、アプリケーションプログラムやサービスプログラムなどの各種プログラムにしたがって装置各部を制御するCPU（処理手段、書込手段）20を備えている。CPU20には、バス21を介してROM（不揮発性メモリ）22、RAM23、ハードディスク装置（磁気記憶手段）24、表示部25、操作部（入力手段）26、音源装置27および通信インターフェース28が接続されている。

【0011】図3に示すように、ROM22には、当該カラオケ端末を起動するために必要な起動プログラムが記憶されている。また、ROM22には、上述した起動プログラム以外にも、ハードディスク装置24を初期化する初期化プログラムP1、およびハードディスク装置24を検査するHDD検査プログラムP2などが記憶されている。これらの初期化プログラムP1およびHDD検査プログラムP2は、図1に示すハードディスク装置24に対して検査処理や初期化処理などを行うサービスプログラムである。RAM23は、上述したプログラムデータや、カラオケ曲データを一時的に記憶するためなどに使用する。

【0012】図4に示すように、ハードディスク装置24は、アプリケーションプログラムを記憶するアプリケーション記憶エリア（第1の領域）24aと、多数のカラオケ曲データを記憶するカラオケ曲記憶エリア24bと、サービスプログラムを記憶するサービス記憶エリア（第2の領域）24cとを有している。通常、カラオケ端末3の電源がオンされると、図1に示すROM22に記憶された起動プログラムが読み出され、これによりアプリケーション記憶エリア24aに記憶されたアプリケーションプログラムがRAM23にロードされるようになっていく。また、使用者にカラオケ曲番号が指定されると、CPU20がRAM23にロードされたアプリケーションプログラムにしたがって行う制御により、カラオケ曲記憶エリア24bから指定されたカラオケ曲データが読み出され、RAM23にロードされる。サービス記憶エリア24cに記憶されているサービスプログラム

## 【特許請求の範囲】

【請求項1】 通信網を介して送信されるデータを受信する通信端末であって、

所定のアプリケーションプログラムを記憶する第1の領域、およびサービスプログラムを記憶する第2の領域を有する磁気記憶手段と、

前記磁気記憶手段に関するサービスプログラムを記憶する不揮発性メモリと、

前記磁気記憶手段に記憶された前記アプリケーションプログラム、前記サービスプログラム、または前記不揮発性メモリに記憶された前記磁気記憶手段に関するサービスプログラムにしたがった処理を実行する処理手段と、通信網を介して送信されるサービスプログラムを受信した場合に、前記磁気記憶手段における第2の領域に、受信したサービスプログラムを書き込む書込手段とを具備することを特徴とする通信端末。

【請求項2】 前記不揮発性メモリは、書き換え可能なフラッシュメモリであり、通信網を介して送信される前記磁気記憶手段に関するサービスプログラムを受信した場合、前記書込手段は、前記不揮発性メモリに、受信した前記磁気記憶手段に関するサービスプログラムを書き込むことを特徴とする請求項1に記載の通信端末。

【請求項3】 前記アプリケーションプログラム、前記サービスプログラムまたは前記磁気記憶手段に関するサービスプログラムにしたがった処理の実行開始を前記処理手段に指示する入力手段をさらに具備し、前記処理手段は、第1の処理手順により前記入力手段から処理開始指示が入力された場合、前記アプリケーションプログラムにしたがった処理を実行し、前記第1の処理手順と異なる第2の処理手順により前記入力手段から処理開始指示が入力された場合、前記サービスプログラムまたは前記磁気記憶手段に関するサービスプログラムにしたがった処理を実行することを特徴とする請求項1または2に記載の通信端末。

【請求項4】 通信網を介して送信されるデータを受信する通信端末であって、所定のアプリケーションプログラムを記憶する第1の領域、およびサービスプログラムを記憶する第2の領域を有する磁気記憶手段と、前記磁気記憶手段に関するサービスプログラムを記憶する不揮発性メモリと、前記磁気記憶手段に記憶された前記アプリケーションプログラム、前記サービスプログラム、または前記不揮発性メモリに記憶された前記磁気記憶手段に関するサービスプログラムにしたがった処理を実行する処理手段と、通信網を介して送信されるサービスプログラムを受信した場合に、前記磁気記憶手段における第2の領域に、受信したサービスプログラムを書き込む書込手段とを有する通信端末と、前記通信端末に通信網を介してサービスプログラムを送信するデータ送信装置とを具備することを特徴とする通

信システム。

## 【発明の詳細な説明】

## 【0001】

【発明の属する技術分野】本発明は、故障診断や修復などをコンピュータに実行させるサービスプログラムを記憶した通信端末、およびこの通信端末を備えた通信システムに関する。

## 【0002】

【従来の技術】近年、いわゆるカラオケ装置には通信機能を有するものがあり、ホスト局から通信網を介して送信される曲データに基づいて、端末であるカラオケ装置が演奏を実行する通信カラオケシステムが普及している。このような通信カラオケシステムでは、新しいアプリケーションプログラム、例えばカラオケ演奏処理プログラムや歌唱採点プログラムなどを各端末であるカラオケ装置に供給する場合、センタ局から通信網を介して新しいアプリケーションプログラムデータを送信している。端末であるカラオケ装置側では、このアプリケーションプログラムを受信して、ハードディスク装置などに記憶させている。

## 【0003】

【発明が解決しようとする課題】ところで、上述したような通信カラオケシステムにおいては、カラオケ装置の故障診断、検査、修復、およびアプリケーションプログラムに対するテストや故障診断などをコンピュータに実行させるサービスプログラムは、カラオケ装置内のROMに記憶されており、書き換えることが不可能であった。従って、上述したように新しいアプリケーションプログラムを通信網を介してホスト局から送信した場合にも、そのアプリケーションプログラムに対してテストや故障診断等を実行させるサービスプログラムを更新するには、カラオケ装置内のROMを、新しいサービスプログラムが記憶されたROMに交換する必要があった。このため、サービスプログラムの更新には、手間やコストがかかっていた。また、ROMはハードディスクなどと比較して小容量であるため、サービスプログラムが大容量の記憶領域を必要とする場合には、サービスプログラムを記憶させることはできなかった。

【0004】本発明は、上記の事情を考慮してなされたものであり、故障診断や修復などを処理手段に実行させるサービスプログラムの更新にかかる手間やコストを低減することが可能であり、かつ大容量のサービスプログラムを記憶することが可能な通信端末、およびこの通信端末を備える通信システムを提供することを目的とする。

## 【0005】

【課題を解決するための手段】上記課題を解決するため、本発明の請求項1に記載の通信端末は、通信網を介して送信されるデータを受信する通信端末であって、所定のアプリケーションプログラムを記憶する第1の領



(19) 日本国特許庁 (J P)

(12) 公開特許公報 (A)

(11) 特許出願公開番号  
特開2000-35888  
(P2000-35888A)

(43) 公開日 平成12年2月2日(2000.2.2)

(51) Int.Cl. <sup>7</sup>	識別記号	F I	テーマコード <sup>*</sup> (参考)	
G 0 6 F 9/445		C 0 6 F 9/06	4 2 0 J	5 B 0 7 6
	13/00		3 5 1 H	5 B 0 8 9
G 1 0 K 15/04	3 0 2	C 1 0 K 15/04	3 0 2 D	5 D 1 0 8

審査請求 未請求 請求項の数4 O L (全 7 頁)

(21) 出願番号 特願平10-203881

(22) 出願日 平成10年7月17日(1998.7.17)

(71) 出願人 000004075

ヤマハ株式会社

静岡県浜松市中沢町10番1号

(72) 発明者 杉山 正

静岡県浜松市中沢町10番1号 ヤマハ株式会社内

(74) 代理人 100098084

弁理士 川▲崎▼ 研二 (外1名)

Fターム(参考) 5B076 BB06

5B089 GA17 HA01 JA10 JA34 JB07

KA04 KA16 LB25


5D108 BF20 BG06

(54) 【発明の名称】 通信端末および通信システム

(57) 【要約】

【課題】 通信端末において、故障診断や修復などを処理手段に実行させるサービスプログラムの更新にかかる手間やコストを低減する。

【解決手段】 カラオケ端末3は、ROM22を有しており、ROM22には、ハードディスク装置24の故障等进行检查・修復する処理をCPU20に実行させるサービスプログラムが記憶されている。ハードディスク装置24には、CPU20にカラオケ演奏処理等を実行させるアプリケーションプログラムを記憶するエリアと、このカラオケ端末3の故障等进行检查・修復する処理をCPU20に実行させるサービスプログラムが記憶されている。サービスプログラムを更新する場合には、公衆回線網2から送信される新たなサービスプログラムを通信インターフェース28を介してCPU20に入力され、CPU20が新しいサービスプログラムをハードディスク装置24に書き込む。



スプログラムが記憶されており、記憶されたサービスプログラムを、送信される新たなサービスプログラムに書き換える場合について説明したが、サービス記憶エリア24cにサービスプログラムが記憶されていない状態で、公衆回線網2を介して送信されるサービスプログラムを書き込むようにしてもよい。また、サービス記憶エリア24cに既に記憶されたサービスプログラムに加えて、公衆回線網2を介して送信されるサービスプログラムを書き込むようにしてもよい。

【0022】C-2. カラオケ端末異常時の復旧処理  
次に、このカラオケ端末3を起動したときに、何らかの異常が発生した場合の復旧処理について図5を用いて説明する。同図に示すように、まず、使用者によりカラオケ端末3の電源がオンされると、ROM22に記憶された起動プログラムが読み出される(ステップSa1)。この後、カラオケ端末3に異常が発生しない場合には(ステップSa2)、ハードディスク装置24のアプリケーション記憶エリア24aに記憶されたアプリケーションプログラムがRAM23にロードされ、通常のカラオケ演奏処理がなされる(ステップSa3)。

【0023】一方、このカラオケ端末3に異常が発生した場合(ステップSa2)、その異常がハードディスク装置24に関する異常であるか否かを判断する(ステップSa4)。ここで、ハードディスク装置24に関する異常であると判断した場合、CPU20によりROM22に記憶されたHDD検査プログラムP2が実行され(ステップSa5)、ハードディスク装置24の異常内容がチェックされる。そして、異常内容が確認されると、確認された内容が表示部25のモニタに表示される(ステップSa6)。

【0024】この後、表示部25のモニタに表示された異常内容がハードディスク装置24自体の損傷でない場合、例えば記憶されているデータが破壊された場合などには、CPU20により初期化プログラムP1が実行され(ステップSa7)、ハードディスク装置24を初期化する。この後、ハードディスク装置24の初期化が正常に終了したかが確認され(ステップSa8)、初期化が正常に終了した場合、ハードディスク装置24のバックアップデータが記憶されたCD-ROMから、CD-ROMドライブ(図示略)によりバックアップデータを読み出し、ハードディスク装置24へ書き込む(ステップSa9)。このようにして、ハードディスク装置24の異常に対する復旧処理が終了する。一方、ハードディスク装置24の初期化が不可能な場合には、表示部25のモニタに修復不能であることが表示される(ステップSa10)。修復不可能が表示された場合、例えばハードディスク装置24自体が損傷している場合には、カラオケ端末3の製造者や修理会社等に修理を依頼する。

【0025】このようにして、ハードディスク装置24の復旧処理が行われた後、ハードディスク装置24以外

の異常が発生しているか否かが判断される(ステップSa11)。ここで、他に異常が発生していない場合には、ハードディスク装置24からアプリケーションプログラムがRAM23にロードされ、通常のカラオケ演奏処理が行われる(ステップSa3)。

【0026】一方、ステップSa9でハードディスク装置24以外の異常があると判断された場合には、CPU20によりハードディスク装置24に記憶された故障診断プログラムP3が実行される(ステップSa12)。故障診断プログラムP3が実行されると、カラオケ端末3のハードディスク装置24以外の各部について故障診断が行われ、表示部25にモニタに異常内容が表示される(ステップSa13)。

【0027】そして、ハードディスク装置24に記憶された修復プログラムP4が実行され、ステップSa13で診断された異常内容の修復処理が行われる(ステップSa14)。そして、修復プログラムP4に基づく修復処理により、異常が修復されると(ステップSa15)、通常のカラオケ演奏処理が実行される(ステップSa3)。修復プログラムP4による修復が不可能な場合、表示部25のモニタにその旨が表示される(ステップSa16)。この場合、使用者は、カラオケ端末3の製造者や修理会社等に修理を依頼する必要がある。

【0028】なお、カラオケ端末3を起動したときに(ステップSa1)、発生した異常がハードディスク装置24以外の異常である場合(ステップSa4)には、CPU20は上述したステップSa12以下の処理を実行する。

【0029】上述したようにカラオケ端末3は、ハードディスク装置24にサービスプログラムを記憶しているので、サービスプログラムをROMに記憶した従来装置と比較して、サービスプログラムを記憶するエリアを大きくすることが可能である。つまり、大容量のサービスプログラムを記憶させることも可能となる。しかし、ROM等と比較して故障等が発生する可能性が高いハードディスク装置24にサービスプログラムを記憶させた場合、ハードディスク装置24のデータが破壊されるなどの異常が発生することも考えられる。この点を考慮して、このカラオケ端末3では、ハードディスク装置24に関するサービスプログラムはROM22に記憶させている。これにより、ハードディスク装置24のデータが破壊された場合にも、上述したようにハードディスク装置24の復旧処理を行うことができる。ハードディスク装置24を復旧した後は、ハードディスク装置24に記憶されたサービスプログラムを実行することが可能となり、ハードディスク装置24以外の故障に対しても修復等の処理を行うことができる。

【0030】なお、上述したカラオケ端末3における異常時の復旧処理は、使用者が操作部26を操作することにより、図4に示すフローチャートにしたがって、初期

化プログラムP1、HDD検査プログラムP2、故障診断プログラムP3、修復プログラムP4などをそれぞれ実行させるようにしてもよいし、ROM22に上述したような復旧処理をCPU20に実行させる復旧処理プログラムを記憶させておき、異常が発生した場合には、この復旧処理プログラムにしたがって上述した復旧処理がなされるようにしてもよい。

【0031】また、カラオケ端末3に異常が発生していない場合にも、使用者が操作部26を操作することにより、初期化プログラムP1、HDD検査プログラムP2、故障診断プログラムP3および修復プログラムP4などをCPU20に実行させることも可能である。

#### 【0032】D. 変形例

上述した実施形態におけるROM22の代わりに書き換え可能なフラッシュメモリを用いるようにしてもよい。このようにすれば、フラッシュメモリに記憶されたハードディスク装置24に関するサービスプログラムを書き換えることが可能となる。これにより、センタ1からハードディスク装置24に関するサービスプログラムデータをカラオケ端末3に配信すれば、フラッシュメモリに記憶されたサービスプログラムが更新されるので、サービスプログラムの更新にかかる手間やコスト低減することができる。

#### 【0033】

【発明の効果】以上説明したように、本発明によれば、磁気記憶手段に記憶されたサービスプログラムを書き換えることにより、サービスプログラムを更新することが

できるため、故障診断や修復などを処理手段に実行させるサービスプログラムの更新にかかる手間やコストを低減することが可能である。また、磁気記憶手段にサービスプログラムを記憶しているので、大容量のサービスプログラムを記憶することが可能である。

#### 【図面の簡単な説明】

【図1】 本発明の一実施形態に係る通信システムの構成を示す図である。

【図2】 前記通信システムにおけるカラオケ端末の構成を示すブロック図である。

【図3】 前記カラオケ端末の構成要素であるROMの内部構成を示す図である。


【図4】 前記カラオケ端末の構成要素であるハードディスク装置の内部構成を示すブロック図である。

【図5】 前記カラオケ端末に異常が発生した場合の、復旧処理の一例を示すフローチャートである。


#### 【符号の説明】

1…センタ（データ送信装置）、2…公衆回線網（通信網）、3…カラオケ端末（通信端末）、20…CPU（処理手段、書込手段）、21…バス、22…ROM（不揮発性メモリ）、23…RAM、24…ハードディスク装置、24a…アプリケーション記憶エリア（第1の領域）、24c…サービス記憶エリア（第2の領域）、25…表示部、26…操作部（入力手段）、27…音源装置、28…通信インターフェース、29…スピーカ


【図1】




【図2】




【図3】



【図4】



【図5】



(19)



Europäisches Patentamt

European Patent Office

Office européen des brevets



(11)

EP 0 774 716 A1

(12)

## EUROPEAN PATENT APPLICATION

(43) Date of publication:  
21.05.1997 Bulletin 1997/21

(51) Int. Cl.<sup>6</sup>: G06F 11/20, G06F 11/14

(21) Application number: 96118255.7

(22) Date of filing: 14.11.1996

(84) Designated Contracting States:  
DE FR GB

(30) Priority: 14.11.1995 JP 295832/95

(71) Applicant: MATSUSHITA ELECTRIC INDUSTRIAL  
CO., LTD.  
Kadoma-shi, Osaka-fu, 571 (JP)

(72) Inventors:


- Owada, Kiyoshi  
Osakafu, Hirakatashi 573 (JP)
- Kobayashi, Susumu  
Osakafu, Osakashi, Asahiku, 535 (JP)

(74) Representative: Kügele, Bernhard et al  
NOVAPAT INTERNATIONAL SA,  
9, Rue du Valais  
1202 Geneve (CH)

## (54) Back-up unit

(57) A backup unit comprises a first storage means (10) containing at least one program (11) and a setup file (12) in which the operating environment of this program is written; a second storage means (20) used when the first storage means (10) has a fault; a duplication means (31) for duplicating the program (11) and the setup file (12) contained in the first storage means (10) into the second storage means (20); and an identifier conversion means (31) for converting identifiers included in the setup file (12) of the first storage means (10) and relating to the first storage means (10) into identifiers relating to the second storage means (20), when the duplication is performed. Therefore, when the operation of an information processor is stopped due to a fault in the first storage means (10), the second storage means (20) enables temporary operation of the information processor. In addition, it is possible to employ, as the second storage means (20), a recording medium that is lower in price and writing speed than the first storage means (10).

Fig.2



## Description

### FIELD OF THE INVENTION

The present invention relates to a backup unit having a countermeasure against a fault in an external storage unit, such as a hard disk drive (hereinafter referred to as HDD).

### BACKGROUND OF THE INVENTION

Since an operating system (hereinafter referred to as OS) for an information processor is contained in an external storage unit, such as an HDD, if the HDD itself or the content of the HDD is destroyed, the information processor cannot be started.

As a precaution against such an accident, a duplicate of the contents of the external storage unit is usually retained in a tape unit or the like. Such a duplicate is called a backup.

A description is given of a procedure for generating a backup with reference to figure 10. Initially, a tape unit for backup is mounted on an information processor equipped with an HDD (step S81). Then, data in the HDD is copied to backup tapes (step S82). In this method, two backup tapes are employed, i.e., a tape to which the OS of the HDD is copied and a tape to which user's data is copied. Hereinafter, the former is called an OS installation tape and the latter is called a user's data tape.

When the HDD has a fault after generation of the backup, a user executes a procedure shown in figure 11, as a countermeasure against the fault.

Initially, the user checks the extent of the fault (step S91). When the fault is destruction of data stored in the HDD, the user immediately sets the OS installation tape in a tape drive unit which is mounted on the information processor (step S93). When the HDD itself is destroyed physically, the user replaces the HDD with another one (step S92) and sets the OS installation tape (step S93). Thereafter, the user starts an OS installing tool from the OS installation tape (step S94), whereby the OS is installed in the HDD (step S95).

Further, the user resets the system of the information processor according to his work (step S96). Thereafter, the user sets the user's data tape (step S97) and restores the data from this tape into the HDD (step S98).

Another countermeasure against the fault in the external storage unit is to duplicate the external storage unit. More specifically, two external storage units having equal performances are prepared, and data of the same contents are written in both the external storage units simultaneously. In this case, even when one of the external storage units is out of order, the user can operate the information processor continuously using the other storage unit operating normally.

However, the conventional method employing the backup tapes have the following drawbacks.

Firstly, when the external storage unit is destroyed, since the external storage unit must be replaced with another one, the operation of the information processor is stopped until the replacement is completed.

Secondly, when the contents of the external storage unit are destroyed, after reinstallation of the OS, the user resets the system of the information processor according to his work, so that resetting of the present file is necessary. For the resetting, the operation of the information processor must be stopped for half a day.

On the other hand, the method of duplicating the external storage unit has the following drawback.

In this method, since data of the same contents are written simultaneously, two (first and second) external storage units having equal writing performances must be used. Hence, it is impossible to use an expensive and high-speed HDD as the first storage unit while using an inexpensive and low-speed optical disk for the second storage unit. Therefore, the cost of the external storage units is doubled according to the amount of data duplicated.

### SUMMARY OF THE INVENTION

It is an object of the present invention to provide a backup unit equipped with first and second storage means, that enables temporary operation of an information processor using the second storage means when the first storage means is out of order, and that reduces the time during which the operation of the information processor is stopped.

It is another object of the present invention to provide a backup unit employing, for the second storage means, a storage unit having a writing speed lower than that of the first storage means.

It is a further object of the present invention to provide a backup unit that facilitates restoration of the contents of the first storage means from the contents of the second storage means.

Other objects and advantages of the invention will become apparent from the detailed description that follows. The detailed description and specific embodiments described are provided only for illustration since various additions and modifications within the scope of the invention will be apparent to those of skill in the art from the detailed description.

According to a first aspect of the present invention, a backup unit comprises a first storage means containing at least one program and a setup file in which the operating environment of this program is written; a second storage means used when the first storage means has a fault; a duplication means for duplicating the program and the setup file contained in the first storage means, into the second storage means; and an identifier conversion means for converting identifiers included in the setup file of the first storage means and relating to the first storage means, into identifiers relating to the second storage means, when the duplication is performed. Therefore, when the operation of an information

processor is stopped due to a fault in the first storage means, the second storage means enables temporary operation of the information processor. In addition, it is possible to employ, as the second storage means, a recording medium that is lower in price and writing speed than the first storage means.

According to a second aspect of the present invention, the above-mentioned backup unit further comprises a setup file managing means for judging whether at least one setup file contained in the first storage means has been updated. When the setup file managing means judges that the setup file has been updated, the duplication means duplicates the updated file of the first storage means, into the second storage means. Therefore, it is possible to store the latest setup file without troubling the user.

According to a third aspect of the present invention, the above-mentioned backup unit further comprises a switch means for selecting one of the first storage means and the second storage means as a storage means for booting. Therefore, when the operation of an information processor is stopped due to a fault in the first storage means, the second storage means enables temporary operation of the information processor without bothering the user with conversion of identifiers and other processes, so that the time during which the operation is stopped is reduced.

According to a fourth aspect of the present invention, the above-mentioned backup unit further comprises a fault detecting means for detecting a fault in the first storage means. When a fault is detected in the first storage means by the fault detecting means, the switch means selects the second storage means as a storage means for booting. Therefore, when the operation of an information processor is stopped due to a fault in the first storage means, the second storage means enables temporary operation of the information processor without troubling the user.

According to a fifth aspect of the present invention, in the above-mentioned backup unit, the program includes at least a program of an operating system, and the setup file includes at least a setup file of the operating system.

According to a sixth aspect of the present invention, the above-mentioned backup unit further comprises means for designating one of the first storage means and the second storage means as a source of duplication while designating the other as a target of duplication, and the duplication means duplicates the program and the setup file in the storage means designated as a source of duplication, into the storage means designated as a target of duplication. Therefore, data in the backup storage means can be restored in the other storage means. In addition, changes given to the data in the backup storage means during the temporary operation thereof are reflected in the restored data.

## BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 is a block diagram illustrating an information processor employing a backup unit according to a first embodiment of the invention.

Figure 2 is a flowchart illustrating a procedure for generating a backup using the backup unit according to the first embodiment.

Figure 3 is a flowchart illustrating a procedure of a countermeasure against a fault in the backup unit according to the first embodiment.

Figures 4(a) and 4(b) are tables illustrating a setup file before conversion by the backup unit according to the first embodiment and a setup file after the conversion, respectively.

Figure 5 is a block diagram illustrating an information processor employing a backup unit according to a second embodiment of the invention.

Figure 6 is a flowchart illustrating a procedure for generating a backup using the backup unit according to the second embodiment.

Figure 7 is a flowchart illustrating a procedure for detecting a fault in the backup unit according to the second embodiment when the information processor is started.

Figure 8 is a flowchart illustrating a procedure of a countermeasure against a fault in the backup unit according to the second embodiment.

Figure 9 is a flowchart illustrating a procedure for updating backup data by the backup unit according to the second embodiment.

Figure 10 is a flowchart illustrating a procedure for generating a backup using a conventional backup unit.

Figure 11 is a flowchart illustrating a procedure of a countermeasure against a fault in the conventional backup unit.

## DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

### [Embodiment 1]

Figure 1 is a block diagram illustrating an information processor employing a backup unit according to a first embodiment of the invention.

The backup unit comprises a first HDD 10 serving as a storage means when the information processor operates normally, a second HDD 20 serving as a storage means when the first HDD 10 is out of order, a central control unit 30 for instructing duplication of data and other processes, and an internal memory unit 50.

The first HDD 10 contains an OS 11 and a setup file 12 on the basis of the OS 11. The second HDD 20 contains an OS 21 which is a duplicate of the OS 11, a setup file 22 which is a duplicate of the setup file 12, and a setup file 23 which is obtained by converting the setup file 12.

The central control unit 30 comprises a duplication and conversion unit 31 for duplication of data, conver-

sion of data, and other processes, and a system loading switch unit 32 for selecting one of the HDD 10 and the HDD 20 as a storage unit for booting (i.e., starting).

The first HDD 10, the second HDD 20, the central control unit 30, and the internal memory unit 50 are connected with each other through an internal bus 60 and an external bus 70.

In the information processor equipped with the backup unit so constructed, when the first HDD 10 has a fault, the user takes a countermeasure against the fault, which will be described hereinafter using figures 2, 3, and 4(a) and 4(b). Figure 2 is a flowchart showing a procedure for generating a backup using the backup unit according to the first embodiment. Figure 3 is a flowchart showing a procedure of a countermeasure adopted by the user when the HDD 10 has a fault. Figure 4(a) shows an example of a setup file 12 before it is converted by the backup unit, and figure 4(b) shows an example of a setup file 23 after conversion.

First of all, a procedure for generating a backup against a fault in the HDD 10 will be described using figure 2.

The user instructs the duplication and conversion unit 31 to duplicate and convert the contents of the first HDD 10. Receiving the instruction, the duplication and conversion unit 31 duplicates the OS 11 to generate the OS 21 (step S11) and duplicates the setup file 12 to generate the setup file 22 (step S12). When the HDD 10 contains user's data, this data is also duplicated and stored in the HDD 20 (step S13).

Thereafter, as shown in figures 4(a) and 4(b), the duplication and conversion unit 31 converts a portion of data in the setup file 22 in the HDD 20, which portion is coded in device identifiers of the HDD 10, into data coded in device identifiers of the HDD 20, thereby generating the setup file 23 (step S14). After the conversion, the duplication and conversion unit 31 stores the setup file 23 in the HDD 20 to complete the backup.

In case where the information processor includes a third external storage unit (not shown), the setup file 12 includes device identifiers of the third storage unit, but these device identifiers are not converted.

Next, the process of user's countermeasure against the fault in the HDD 10 will be described using figure 3.

When the HDD 10 has a fault, the user changes the target of OS loading from the first HDD 10 to the second HDD 20 by the system loading switch unit 32 (step S21), and the user loads the OS 21 and the setup file 23 to boot the system from the second HDD 20 (step S22). Then, the user decides whether the HDD 10 should be recovered or not (step S23). When the decision is not to recover the HDD 10, the user operates the information processor temporarily using the second HDD until an HDD for replacement is prepared.

On the other hand, when the decision is to recover the HDD 10, the user judges the extent of the fault in the HDD 10 (step S24). When the HDD 10 is physically destroyed and another HDD for replacement is not available soon (step S30), the user operates the infor-

mation processor temporarily using the second HDD until an HDD for replacement is prepared. When an HDD for replacement is available, the user stops the operation of the system (step S31) and replaces the first HDD 10 with the new HDD (step S32). Then, the user returns to step S21.

When the fault is destruction of data in the HDD 10, the user restores the contents of the HDD 10. In this case, it is necessary to restore the contents of the HDD 20 into the HDD 10. Hereinafter, a procedure of regenerating the first HDD 10 using the system booted for the temporary operation of the second HDD 20 will be described.

Initially, the user designates the second HDD 20 as a source of duplication and conversion and the first HDD 10 as a target of duplication and conversion. Then the user instructs the duplication and conversion unit 31 to duplicate the contents of the second HDD 20 into the first HDD 10. Receiving the instruction, the duplication and conversion unit 31 duplicates the OS 21 to generate the OS 11 (step S25) and duplicates the setup file 22 to generate the setup file 12 (step S26). When the HDD 20 contains user's data, this data is also duplicated and stored in the HDD 10 (step S27). Finally, the target of OS loading is returned to the first HDD 10 by the system loading switch unit 32 (step S28).

In the above-mentioned backup unit, the HDD 10 (first storage means) contains at least one program and a setup file in which an operating environment of this program is written. The duplication and conversion unit 31 (duplication means) duplicates the program and the setup file of the first HDD 10 into the second HDD 20 (second storage means). When the setup file is duplicated, if the setup file includes identifiers relating to the first HDD 10, the duplication and conversion unit 31 (identifier conversion means) converts these identifiers to identifiers relating to the second HDD 20. Further, the system loading switch unit 32 (switch means) selects the second HDD 20 as a storage unit for booting and boots the system from the second HDD 20. Therefore, it is possible for the user to operate the information processor temporarily, so that the inoperable time of the information processor can be reduced.

Furthermore, the duplication and conversion unit 31 (designation means) designates the second HDD 20 as a source of duplication and the first HDD 10 as a target of duplication, and duplicates the contents of the second HDD 20 into the first HDD 10. Therefore, the contents of the backup storage unit can be restored into the other storage unit. In addition, any changes to the data in the backup storage unit which has been temporarily operated will be reflected in the restored data.

#### [Embodiment 2]

Figure 5 is a block diagram illustrating an information processor employing a backup unit according to a second embodiment of the present invention.

The backup unit comprises an HDD 10 serving as a



first storage means when the information processor operates normally, a rewritable optical disk 40 serving as a second storage means when the first HDD 10 is out of order, a central control unit 30 for instructing duplication of data and other processes, and an internal memory unit 50.

The HDD 10 contains an OS 11 and a setup file 12 on the basis of the OS 11. The optical disk 40 contains an OS 41 which is a duplicate of the OS 11 and a setup file 42 which is a duplicate of the setup file 12.

The central control unit 30 comprises a duplication and conversion unit 31 for duplication of data, conversion of data, and other processes, a system loading switch unit 32 for selecting one of the HDD 10 and the optical disk 40 as a storage unit for booting, a setup file correction detector 33, and an HDD fault detector 34.

The HDD 10, the optical disk 40, the central control unit 30, and the internal memory unit 50 are connected with each other through an internal bus 60 and an external bus 70.

In the information processor equipped with the backup unit so constructed, when the HDD 10 has a fault, the user takes a countermeasure against the fault, which will be described hereinafter using figures 6 through 8. Figure 6 is a flowchart showing a procedure for generating a backup using the backup unit according to the second embodiment. Figure 7 is a flowchart showing the operation of the HDD fault detector 34 when the information processor is started. Figure 8 is a flowchart showing a procedure of a countermeasure against HDD fault. Figure 9 is a flowchart showing a procedure for updating a backup.

First of all, a procedure for generating a backup against HDD fault will be described using figure 6.

The user mounts the rewritable optical disk 40 as a second storage means (step S41) and instructs the duplication and conversion unit 31 to duplicate and convert the contents of the HDD 10. Receiving the instruction, the duplication and conversion unit 31 duplicates the OS 11 to generate an OS 41 (step S42). Subsequently, the unit 31 generates a setup file 42 by converting a portion of data in the setup file 12, which portion is coded in device identifiers of the HDD 10, into data coded in device identifiers of the optical disk 40, and stores the setup file 42 in the optical disk 40 (step S43). In this second embodiment, in order to save the storage region of the optical disk 40, duplication of the setup file 12 is not performed. When the HDD 10 contains user's data, this data is also duplicated and stored in the optical disk 40 (step S44).

Next, the operation of the HDD fault detector 34 will be described using figure 7.

When the information processor is started, the HDD fault detector 34 judges whether the HDD 10 has a fault or not by detecting, for example, "reading or writing error" of the HDD 10 or "access time out" to the HDD 10 (step S45). When the HDD 10 has no fault, the information processor is started by the HDD 10 (step S47). On the other hand, when the HDD 10 has a fault, the

HDD fault detector 34 instructs the system loading switch unit 32 to change the target of OS loading from the HDD 10 to the optical disk 40 (step S46). The system loading switch unit 32 loads the OS 41 and the setup file 42 to boot the system from the optical disk 40 (step S48). Thereafter, the information processor is operated temporarily by the optical disk 40 until the HDD 10 is replaced with another HDD.

After the detection of the HDD fault, the user takes a countermeasure against the fault, which will be described hereinafter using figure 8.

When a fault is detected in the HDD 10, the user changes the target of OS loading from the HDD 10 to the optical disk 40 by the system loading switch unit 32 (step S61), and the user loads the OS 41 and the setup file 42 to boot the system from the optical disk 40 (step S62). Then, the user decides whether the HDD 10 should be recovered or not (step S63). When the decision is not to recover the HDD 10, the user operates the information processor temporarily using the optical disk 40 until an HDD for replacement is prepared.

On the other hand, when the decision is to recover the HDD 10, the user judges the extent of the fault (step S64). When the HDD 10 is physically destroyed and an HDD for replacement is not available soon (step S69), the user operates the information processor temporarily using the optical disk 40 until an HDD for replacement is prepared. If an HDD for replacement is available, the user stops the operation of the system (step S70) and replaces the HDD 10 with the new HDD (step S71). Then, the user returns to step S61.

When the fault is destruction of data in the HDD 10, the user restores the contents of the HDD 10. In this case, it is necessary to restore the contents of the optical disk 40 into the HDD 10. Hereinafter, a procedure of regenerating the first HDD 10 using the system booted for the temporary operation of the optical disk 40 will be described.

Initially, the user designates the optical disk 40 as a source of duplication and conversion and the HDD 10 as a target of duplication and conversion. Then, the user instructs the duplication and conversion unit 31 to duplicate and convert the contents of the optical disk 40 into the HDD 10. Receiving the instruction, the duplication and conversion unit 31 duplicates the OS 41 to generate the OS 11 (step S65) and duplicates the setup file 42 to generate the setup file 12 (step S66). At this time, the duplication and conversion unit 31 converts a portion of data in the setup file 12, which portion is coded in device identifiers of the optical disk 40, into data coded in device identifiers of the HDD 10 (step S67). When the optical disk 40 contains user's data, this data is also duplicated and stored in the HDD 10. To complete the processing, the system loading switch unit 32 returns the target of OS loading to the HDD 10 (step S68).

When data in the HDD 10 is updated, backup data corresponding to the updated, i.e., latest, data must be stored in the optical disk 40. Hereinafter, a procedure for updating backup data will be described using figure 9.

When the user corrects the setup file 12 in the HDD 10 during operation of the information processor, the setup file correction detector 33 detects the correction of the setup file 12 by, for example, comparing the change time of the setup file 12 with the generation time of the setup file 42 (step S51). In the case where the correction of the setup file 12 is done after the backup, the duplication and conversion unit 31 duplicates the setup file 12 in the HDD 10 into the setup file 42 in the optical disk 40 while converting identifiers relating to the HDD to identifiers relating to the optical disk (step S52), whereby the setup file 42 is updated. On the other hand, in the case where the correction of the setup file 12 is done before the backup, the setup file 12 is not updated.

As described above, according to the second embodiment of the invention, the HDD 10 (first storage means) contains at least one program and a setup file in which an operating environment of this program is written. The duplication and conversion unit 31 (duplication means) duplicates the program and the setup file of the HDD 10 into the optical disk 40 (second storage means). When the setup file includes identifiers relating to the HDD 10, the duplication and conversion unit 31 (identifier conversion means) converts these identifiers to identifiers relating to the optical disk 40. Therefore, it is possible to employ, as the second storage means, a recording medium that is lower in price and writing speed than the first storage means.

Further, when the HDD fault detector 34 (fault detecting means) detects a fault in the HDD 10, the system loading switch unit 32 (switch means) loads the OS 41 and the setup file 42 from the optical disk 40 to boot the system. Therefore, even when the operation of the information processor is stopped due to the HDD fault, the optical disk 40 enables temporary operation of the information processor without bothering the user with conversion of identifiers and other processes.

Furthermore, the setup file correction detector 33 (setup file managing means) checks whether or not the setup file in the HDD 10 is updated and, when it is updated, the updated file is duplicated in the optical disk 40. Therefore, it is possible to store the setup file 42 corresponding to the latest setup file 12, without troubling the user. In addition, when the user restores the HDD 10 using the system of the optical disk 40, which system is booted for the temporary operation, since changes given to the setup file 42 by the user during the temporary operation are reflected in the setup file 12 as latest data, the HDD 10 can be regenerated with no necessity of changing the setup file 12.

The backup unit of the present invention is not restricted to those described for the first and second embodiments. Although in the first and second embodiments an HDD or an optical disk is used as the second external storage unit, a floppy disk or a rewritable ROM, such as an EEPROM or a flash ROM, may be used with the same effects as mentioned above.

In the first and second embodiments of the invention, the duplication and conversion unit 31, the system

loading switch unit 32, the setup file correction detector 33, and the HDD fault detector 34 are implemented by software, i.e., programs loaded to the central control unit 30. However, these constituents may be implemented by hardware. Further, when these constituents are implemented by software, their programs may be stored in the HDD 10. In addition, a program for generating the system loading switch unit 32 may be stored in a ROM in the information processor.

## Claims

### 1. A backup unit (Fig.1) comprising:

a first storage means (10) containing at least one program (11) and a setup file (12) in which the operating environment of this program (11) is written;  
a second storage means (20) used when the first storage means (10) has a fault;  
a duplication means (31) for duplicating the program (11) and the setup file (12) contained in the first storage means (10) into the second storage means (20); and  
an identifier conversion means (31) for converting identifiers included in the setup file (12) of the first storage means (10) and relating to the first storage means (10), into identifiers relating to the second storage means (20), when the duplication is performed.

### 2. A backup unit as defined in claim 1 (Fig.5) comprising:

a setup file managing means (33) for judging whether at least one setup file (12) contained in the first storage means (10) has been updated; wherein, when the setup file managing means (33) judges that the setup file (12) has been updated, the duplication means (31) duplicates the updated file (12) of the first storage means (10) into the second storage means (40).

### 3. A backup unit as defined in claim 1 comprising a switch means (32) for selecting one of the first storage means (10) and the second storage means (40) as a storage means for booting.

### 4. A backup unit as defined in claim 3 comprising:

a fault detecting means (34) for detecting a fault in the first storage means (10); wherein, when a fault is detected in the first storage means (10) by the fault detecting means (34), the switch means (32) selects the second storage means (40) as a storage means for booting.

### 5. A backup unit as defined in any of claims 1 to 4

wherein the program (11) includes at least a program of an operating system, and the setup file (12) includes at least a setup file of the operating system.

6. A backup unit as defined in claim 1 comprising:

means (31) for designating one of the first storage means (10) and the second storage means (40) as a source of duplication while designating the other as a target of duplication; wherein said duplication means (31) duplicates the program (11 or 41) and the setup file (12 or 42) in the storage means (10 or 40) designated as a source of duplication, into the storage means (10 or 40) designated as a target of duplication.

5

10

15

20

25

30

35

40

45

50

55

Fig.1




Fig.2




Fig.3




Fig.4 (a)

setup file before conversion :

setup file for mounting HDD

# device # to mount #	device to fsck	mount point	FS type	fsck pass	mount at boot	mount options
/dev/dsk/c0t1d0s0	/dev/rdsk/c0t1d0s0	/	ufs	1	no	—
/dev/dsk/c0t1d0s6	/dev/rdsk/c0t1d0s6	/usr	ufs	1	no	—
/dev/dsk/c0t1d0s7	/dev/rdsk/c0t1d0s7	/export/home	ufs	2	yes	—
/dev/dsk/c0t1d0s1	—	—	swap	—	no	—
/dev/dsk/c0t5d0s2	/dev/rdsk/c0t5d0s2	/data1	ufs	1	yes	—

identifiers relating to first external storage unit

identifiers relating to third external storage unit

Fig.4 (b)

setup file after conversion :

identifiers relating to second external storage unit (converted)

# device # to mount #	device to fsck	mount point	FS type	fsck pass	mount at boot	mount options
/dev/dsk/c0t2d0s0	/dev/rdsk/c0t2d0s0	/	ufs	1	no	—
/dev/dsk/c0t2d0s6	/dev/rdsk/c0t2d0s6	/usr	ufs	1	no	—
/dev/dsk/c0t2d0s7	/dev/rdsk/c0t2d0s7	/export/home	ufs	2	yes	—
/dev/dsk/c0t2d0s1	—	—	swap	—	no	—
/dev/dsk/c0t5d0s2	/dev/rdsk/c0t5d0s2	/data1	ufs	1	yes	—

identifiers relating to third external storage unit  
(not converted)

Fig.5






Fig.6




Fig.7




Fig.8




Fig.9




Fig.10 Prior Art





Fig.11 Prior Art





European Patent  
Office


## EUROPEAN SEARCH REPORT

Application Number  
EP 96 11 8255

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.6)
A	IBM TECHNICAL DISCLOSURE BULLETIN, vol. 37, no. 7, 1 July 1994, page 5/6 XP000455419 "AUTOMATIC IPL DRIVE SWITCH" * the whole document *	1,3,4,6	G06F11/20 G06F11/14
A	EP 0 586 907 A (ROLAND MAN DRUCKMASCH) 16 March 1994 * column 3, line 19 - line 36 * * column 4, line 41 - column 6, line 7 *	1,3,4,6	
A	IBM TECHNICAL DISCLOSURE BULLETIN, vol. 36, no. 10, 1 October 1993, page 329/330 XP000412279 "METHOD TO RECOVER FROM FAILED BOOT DRIVE USING DISKETTES" * the whole document *	1,4	
A	IBM TECHNICAL DISCLOSURE BULLETIN, vol. 37, no. 10, 1 October 1994, pages 5-8, XP000475557 "INITIAL MICROCODE LOAD OVERLAY EXECUTION FOR PERSONAL COMPUTERS" * page 7, line 8 - line 14 * * page 8, line 1 - line 6 * * figure 7 *	1,5	
			TECHNICAL FIELDS SEARCHED (Int.Cl.6)
			G06F
The present search report has been drawn up for all claims			
Place of search BERLIN		Date of completion of the search 21 February 1997	Examiner Masche, C
<p><b>CATEGORY OF CITED DOCUMENTS</b></p> <p>X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document</p> <p>T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons</p> <p>&amp; : member of the same patent family, corresponding document</p>			

EPO FORM 1503 03.92 (P04C01)

EP 36141 (5)



Europäisches Patentamt  
European Patent Office  
Office européen des brevets



(11) **EP 0 801 387 A2**

(12)

## EUROPEAN PATENT APPLICATION

(43) Date of publication:  
**15.10.1997 Bulletin 1997/42**

(51) Int Cl.<sup>6</sup>: **G11B 20/18**

(21) Application number: **97302369.0**

(22) Date of filing: **07.04.1997**

(84) Designated Contracting States:  
**DE FR GB**

(72) Inventor: **Inoue, Sunao**  
**Ohta-ku, Tokyo (JP)**

(30) Priority: **08.04.1996 JP 85533/96**

(74) Representative:  
**Beresford, Keith Denis Lewis et al**  
**BERESFORD & Co.**  
**2-5 Warwick Court**  
**High Holborn**  
**London WC1R 5DJ (GB)**


(71) Applicant: **CANON KABUSHIKI KAISHA**  
**Tokyo (JP)**

(54) **Storage device, method of controlling same, storage system and method of controlling same**

(57) All storage areas constituting a storage medium 1 are checked for defects by successively reading and writing data. If an error that has occurred owing to the checking operation is an error for which retry is pos-

sible, the number of times this occurs is accumulated in a retrieval-count storage area 36 of a memory. A faulty storage area is detected based upon the type of error that has occurred by checking or the number of occurrences that have been accumulated.

### FIG. 1



EP 0 801 387 A2



## Description

### BACKGROUND OF THE INVENTION

This invention relates to a storage device equipped with a storage medium, a method of controlling the device, a storage system and a method of controlling the storage system.

In a magnetic storage device accommodating a storage medium such as a hard disk, it is usual for the storage medium to have defective storage areas that do not implement the storage function. To deal with a storage area having such a defect, substitution processing is executed. In substitution processing, a substitute storage area is prepared and is substituted for the defective storage area. In addition to substitution processing set when the product is shipped, substitution processing can be performed also with regard to defects that occur afresh during use of the device.

Substitution processing according to the prior art will be described with reference to Fig. 7.

Shown in Fig. 7 are a storage device 71 having ordinary storage areas 72 and substitute storage areas 73 set aside in order that substitution processing may be executed if some of the ordinary storage areas 72 develop defects. Shown at 74 is a substitute-area management area (referred to as a "defect list" or the like) for storing information indicating which areas have defects and which of the substitute storage areas 73 have been substituted for them.

Defective areas are of two types, namely a defective area 75 which existed from the outset at shipping of the storage device 71 from the factory, and a defective area 76 which developed subsequently during use of the device. When each of these areas is subjected to substitution processing, the defective area is replaced by a substitute storage area and information relating to the substitution is stored in the substitute-area management area 74.

By way of example, Japanese Patent Application Laid-Open (KOKAI) No. 4-266117 describes a storage device in which the storage areas of the storage device are monitored to determine, at reading or writing of data, the number of reading/writing retries and occurrence of errors per each storage area. By recording the number of read/write retries associated with each storage area of the storage device, storage areas deemed to be likely to fail or storage areas in which defects have occurred during use can be replaced by substitute storage areas automatically.

However, with the conventional storage device of this kind, substitution processing for dealing with defects that have occurred anew during use of the device is executed in response to an instruction from the user.

Further, as described in Japanese Patent Application Laid-Open No. 4-266117, the detection and prediction of the occurrence of defects is limited to storage areas actually accessed. More specifically, the detec-

tion and prediction of defects in storage areas is not carried out with regard to storage areas currently vacant and unused but to which data are likely to be written in the future or with regard to storage areas in which data exist but which will not be read or written for an extended period of time.

Another problem is that satisfactory detection and prediction of the occurrence of defects cannot be carried out because such detection and prediction is performed only when a read instruction or write instruction is implemented as an actual accessing operation.

### SUMMARY OF THE INVENTION

Accordingly, an object of the present invention is to provide a storage device, a method of controlling the same and a storage system in which the detection and prediction of the occurrence of defects in all storage areas of the storage device can be performed accurately and automatically, and in which a storage area that has become defective can be replaced by another storage area automatically.

A further object of the present invention is to provide a storage device, a method of controlling the same and a storage system in which accessing as by an ordinary read instruction or write instruction can be executed while detection and prediction of the occurrence of defects in storage areas is carried out.

According to the present invention, the foregoing objects are attained by providing a storage device equipped with a storage medium, comprising checking means for checking for defects in storage areas by performing reading and writing of data over all storage areas constituting the storage medium, accumulating means which, when an error that has occurred by checking performed by the checking means is an error for which retry is possible, is for accumulating the number of times this has occurred, and detecting means for detecting fault locations in the storage areas based upon the type of error that has occurred by checking performed by the checking means or the number of occurrences accumulated by the accumulating means.

In a preferred embodiment, the device further comprises substitution means for substituting another storage area for a storage area having a defect detected by the detecting means. Providing the substitution means makes it unnecessary for the substitution to be performed by the user.

In a preferred embodiment, the detecting means detects a storage area under examination as being a defective location if the number of occurrences accumulated by the accumulating means exceeds a predetermined number or if the error that has occurred by checking performed by the checking means is an error for which retry is impossible.

In a preferred embodiment, the storage device has a control instruction for checking for defects in storage areas by performing control in such a manner that in-

structions from elsewhere are not accepted during execution of checking by the checking means, wherein the checking means checks for defects in the storage areas using this control instruction. By employing this control instruction, storage areas other than storage areas being checked are capable of accepting instructions from elsewhere.

In a preferred embodiment, the storage device further comprises holding means for holding data read out by the checking means, wherein the checking means checks for defects of the storage areas by re-reading data out of a storage area after it has been checked by the checking means and comparing the read data and the data held by the holding means. Adopting this arrangement makes it possible to improve the accuracy of the check performed by the checking means.

In a preferred embodiment, the check performed by the checking means is executed at predetermined times. According to the present invention, the foregoing objects are attained by providing a storage system equipped with a plurality of storage devices, comprising checking means for checking for defects in storage areas by performing reading and writing of data over all storage areas constituting a storage medium provided in each storage device of the plurality thereof, accumulating means which, when an error that has occurred by checking performed by the checking means is an error for which retry is possible, is for accumulating the number of times this has occurred, detecting means for detecting fault locations in the storage areas based upon the type of error that has occurred by checking performed by the checking means or the number of occurrences accumulated by the accumulating means, monitoring means for monitoring status of detection of each storage device of the plurality thereof by the detecting means, and substitution means for substituting one storage device for another in dependence upon status of detection monitored by the monitoring means.

According to the present invention, the foregoing objects are attained by providing a method of controlling a storage device equipped with a storage medium, comprising a checking step of checking for defects in storage areas by performing reading and writing of data over all storage areas constituting the storage medium, an accumulating step which, when an error that has occurred by checking performed at the checking step is an error for which retry is possible, is a step of accumulating the number of times this has occurred, and a detecting step of detecting fault locations in the storage areas based upon the type of error that has occurred by checking performed at the checking step or the number of occurrences accumulated at the accumulating step.

According to the present invention, the foregoing objects are attained by providing a method of controlling a storage system equipped with a plurality of storage devices, comprising a checking step of checking for defects in storage areas by performing reading and writing of data over all storage areas constituting a storage

medium provided in each storage device of the plurality thereof, an accumulating step which, when an error that has occurred by checking performed at the checking step is an error for which retry is possible, is a step of accumulating the number of times this has occurred, a detecting step of detecting fault locations in the storage areas based upon the type of error that has occurred by checking performed at the checking step or the number of occurrences accumulated at the accumulating step, a monitoring step of monitoring status of detection of each storage device of the plurality thereof at the detecting step, and a substitution step of substituting one storage device for another in dependence upon status of detection monitored at the monitoring step.

According to the present invention, the foregoing objects are attained by providing a computer readable memory storing program codes of control processing for controlling a storage device equipped with a storage medium, the memory comprising a program code of a checking step of checking for defects in storage areas by performing reading and writing of data over all storage areas constituting the storage medium, a program code of an accumulating step which, when an error that has occurred by checking performed at the checking step is an error for which retry is possible, is a step of accumulating the number of times this has occurred, and a program code of a detecting step of detecting fault locations in the storage areas based upon the type of error that has occurred by checking performed at the checking step or the number of occurrences accumulated at the accumulating step.

Thus, in accordance with the present invention, as described above, it is possible to provide a storage device, a method of controlling the same and a storage system in which the detection and prediction of the occurrence of defects in all storage areas of the storage device can be performed accurately and automatically, and in which a storage area that has become defective can be substituted by another storage area automatically.

Further, it is possible to provide a storage device, a method of controlling the same and a storage system in which accessing as by an ordinary read instruction or write instruction can be executed while detection and prediction of the occurrence of defects in storage areas is carried out.

Other features and advantages of the present invention will be apparent from the following description taken in conjunction with the accompanying drawings, in which like reference characters designate the same or similar parts throughout the figures thereof.

#### BRIEF DESCRIPTION OF THE DRAWINGS

The accompanying drawings, which are incorporated in and constitute a part of the specification, illustrate embodiments of the invention and, together with the description, serve to explain the principles of the invention.

Fig. 1 is a block diagram illustrating a preferred system for implementing a storage device according to a first embodiment of the present invention;

Fig. 2 is a flowchart illustrating the flow of processing executed according to the first embodiment;

Fig. 3 is a flowchart illustrating the flow of processing executed according to a second embodiment of the invention;

Fig. 4 is a flowchart illustrating the flow of processing executed according to a third embodiment of the invention;

Fig. 5 is a flowchart illustrating the flow of processing executed in order to perform the processing described in connection with the second and third embodiments of the invention;

Fig. 6 is a diagram for describing processing executed according to a third embodiment of the invention;

Fig. 7 is a diagram showing the structure of the memory map of a floppy disk storing a program for processing according to the present invention; and Fig. 8 is a diagram showing the structure of the memory map of a floppy disk storing a program for processing according to the present invention.

#### DESCRIPTION OF THE PREFERRED EMBODIMENTS

Preferred embodiments of the present invention will be described in detail with reference to the drawings.

Fig. 1 is a block diagram illustrating a preferred system for implementing a storage device according to a first embodiment of the present invention.

Shown in Fig. 1 are a storage device 1 comprising a storage medium such as a hard disk, a CPU (central processing unit) 2 for subjecting the elements of the system to various control, and a memory 3. The memory 3 includes a defect checking program 3a for executing processing described in the first embodiment, and a retry-count storage area 3b. It is assumed that the detailed construction of the storage device 1 is similar to that of the storage device 71 shown in Fig. 7.

The processing executed in accordance with the first embodiment will now be described with reference to the flowchart of Fig. 2.

Fig. 2 is a flowchart illustrating the flow of processing executed according to the first embodiment. First, in outline, data stored in each of the plurality of storage areas of storage device 1 are read out of each area successively in response to a read instruction and occurrence of a defect in a storage area owing to the read instruction is detected or predicted. If a defect is detected, substitution processing is executed. Further, data read out of each area in response to the read instruction are written to each corresponding storage area successively in response to a write instruction, and occurrence of a defect in a storage area owing to the write instruction is detected or predicted. If a defect is detected, substi-

tution processing is executed.

Further, the number of retries for reading storage areas of the storage device 1 in response to the read instruction is stored and, if the number of retries in regard to a storage area exceeds a predetermined threshold value, this storage area is subjected to substitution processing. A similar operation is performed with regard to the write instruction as well.

It should be noted that each of the plurality of storage areas is assigned a number for distinguishing the storage area. Detection and prediction of the occurrence of a defect in each area is performed in the order of these numbers.

The details of the above-mentioned processing will now be described.

Step S201 in Fig. 2 calls for initialization, to "1", of a counter "block", which counts the numbers of the storage areas that undergo defect detection and prediction. This is followed by step S202, at which it is determined whether all storage areas have undergone defect detection and prediction processing. If defect detection and prediction is finished for all storage areas ("YES" at step S202), then processing is terminated. If defect detection and prediction is not finished for all storage areas ("NO" at step S202), then the program proceeds to step S203.

Data stored in a storage area corresponding to content indicated by the counter "block" are read out by a read instruction (read block) at step S203. If data cannot be read out at the first operation, retry is carried out by the system. This is followed by step S204, at which it is determined whether the storage area for which the data read operation was performed in response to the read instruction has developed an unrecoverable error (referred to as an "unrecoverable readout error") even when readout is retried. If such an error has occurred ("YES" at step S204), then the program proceeds to step S205, where substitution processing is executed. This is followed by step S206, at which error processing such as issuance of an error warning is executed. The program then returns to step S203, at which next storage area undergoes defect detection and prediction processing. It should be noted that the unrecoverable readout error is a fatal error in which data that have been stored in the storage area are lost.

If it is found at step S204 that an error has not occurred ("NO" at step S204), then the program proceeds to step S207. Here it is determined whether reading of this storage area in response to the read instruction is retried or not. If retry is carried out ("YES" at step S207), the program proceeds to step S208. If retry is not carried out ("NO" at step S207), then the program proceeds to step S211.

With regard to a storage area from which reading is retried in response to the read instruction, step S208 calls for incrementing of the content of an adding counter R[block] (block = n, where n is the nth storage area) which counts up the number of retries (retry count) in response to the read instruction. Next, at step S209, it

is determined whether the content of the adding counter R[block] is greater than a maximum retry count Rmax that has been set in advance. If the content of the adding counter R[block] is greater than the maximum retry count Rmax ("YES" at step S209), then the program proceeds to step S210, at which this storage area undergoes substitution processing. If the content of the adding counter R[block] is equal to or less than the maximum retry count Rmax ("NO" at step S209), on the other hand, then the program proceeds to step S211.

The data that have been read out by the read instruction at step S203 are written to the corresponding storage area at step S211 in response to a write instruction (write block). This is followed by step S212, at which it is determined whether the storage area for which the data write operation was performed in response to the write instruction has developed an unrecoverable error (referred to as an "unrecoverable write error") even when writing is retried. If such an error has occurred ("YES" at step S212), then the program proceeds to step S216, where substitution processing is executed. If an error has not occurred ("NO" at step S212), on the other hand, then the program proceeds to step S213.

It is determined at step S213 whether writing of this storage area in response to the write instruction is to be retried or not. In case of retry ("YES" at step S213), the program proceeds to step S214. If retry is not to be carried out ("NO" at step S213), then the program proceeds to step S217.

With regard to a storage area from which writing is to be retried in response to the write instruction, step S214 calls for incrementing of the content of an adding counter W[block] (block = n, where n is the nth storage area) which counts up the number of retries (retry count) in response to the write instruction. Next, at step S215, it is determined whether the content of the adding counter W[block] is greater than a maximum retry count Wmax that has been set in advance. If the content of the adding counter W[block] is greater than the maximum retry count Wmax ("YES" at step S215), then the program proceeds to step S216, at which this storage area undergoes substitution processing. If the content of the adding counter W[block] is equal to or less than the maximum retry count Wmax ("NO" at step S215), on the other than, then the program proceeds to step S217.

The content of the counter "block" is incremented at step S217, whence the program returns to step S202. The processing described in connection with steps S202 ~ S217 is repeated until detection and prediction of occurrence of defects is finished for storage areas. When all storage areas have been subjected to detection and prediction of defect occurrence, processing is terminated.

The content of the adding counter R[block] and W[block] may be stored in the retry-count storage area of the memory 3 shown in Fig. 1 or in a prescribed storage area of the storage device 1.

In accordance with the first embodiment, as de-

scribed above, each of the plurality of storage areas constituting the storage device 1 undergo reading and writing of data in response to read/write instructions successively and all storage areas can be automatically subjected to processing for detecting and predicting the occurrence of defective areas in response to the read/write instructions. If a defect is detected, substitution processing can be executed automatically.

Further, the number of retries of the read/write instructions is stored in regard to the storage areas of the storage device 1 and, if the number of retry count regarding a storage area has exceeded a predetermined threshold value, this storage area can be subjected to substitution processing automatically.

As a result of the operation described above, partial defects present in the plurality of storage areas constituting the storage device 1 can be detected and predicted automatically.

## <Second Embodiment>

In the first embodiment, storage areas can be automatically subjected to processing for detecting and predicting the occurrence of defects in response to read/write instructions by writing data, which have been read out of a storage area, to the same storage area. However, if, during execution of an initial read instruction and the ensuing write instruction with regard to a certain storage area the same storage area is subjected to a write operation by the user, the data that have been written by the user will be destroyed by the ensuing write instruction in the arrangement described in the first embodiment. Accordingly, in the first embodiment, it is required that the defect detection and prediction applied to storage areas of the storage device be executed under conditions in which the user is not present or under conditions in which other write instructions initiated by the user are forbidden. In other words, a problem with the first embodiment is that ordinary accessing cannot be carried out while detection and prediction of the occurrence of defects is being implemented.

Accordingly, in a second embodiment of the invention, an "inseparable read/write instruction" (ARDWR: Atomic Read/Write) is introduced with respect to disk read/write. The ARDWR instruction allows read/write instructions to be executed successively without interruption. In other words, until execution of a read/write instruction implemented by the ARDWR instruction is finished, an interrupt by another instruction is forbidden. The other instruction is executed only after execution of the ARDWR instruction is completed. More specifically, with regard to a storage area for which defect detection and prediction has not been executed by the ARDWR instruction, another instruction such as an ordinary read instruction or write instruction can be executed. As a result, it is possible to subject storage areas to defect detection and prediction processing even if the user is present or even if another write instruction entered by

the user is not forbidden.

This may readily be implemented by extending the command system of an SCSI (Small Computer System Interface), which is a standard for connecting computer peripherals. It is also possible to implement the foregoing on the software level.

Further, a buffer (memory) area equivalent to one block of a storage area is prepared in order to implement the ARDWR instruction. When the ARDWR instruction is applied to a certain storage area, the data that have been stored in this area are read out, the read data are held in the above-mentioned buffer temporarily and the held data are written again to the same storage area to which the ARDWR instruction was applied. Since the data read out of a certain storage area are written to this storage area after first being placed in the buffer, the stored data will not undergo any change after issuance of the ARDWR instruction.

The processing executed in the second embodiment will now be described with reference to the flowchart of Fig. 3.

Fig. 3 is a flowchart illustrating the flow of processing executed according to the second embodiment.

In response to the ARDWR instruction, a counter "block", which counts the numbers of the storage areas that undergo defect detection and prediction, is initialized to "1" at step S301. This is followed by step S302, at which it is determined whether all storage areas have undergone defect detection and prediction processing. If defect detection and prediction is finished up to the final storage area ("YES" at step S302), then processing is terminated. If defect detection and prediction is not finished for all storage areas ("NO" at step S302), then the program proceeds to step S303.

At step S303, data stored in a storage area corresponding to content indicated by the counter "block" are read out by the ARDWR instruction (ARDWR block), the data are placed in a buffer temporarily and then written back to the same storage area. This is followed by step S304, at which it is determined whether the storage area for which the data read/write operation was performed in response to the ARDWR instruction has developed a recoverable error (referred to as a "recoverable ARDWR error") owing to retry of the storage area. If such an error has occurred ("YES" at step S304), then the program proceeds to step S305. If it is found at step S304 that an error has not occurred ("NO" at step S304), then the program proceeds to step S306.

With regard to a storage area for which an error has occurred owing to the ARDWR instruction, step S305 calls for incrementing of the content (block = n, where n is the nth storage area) of an adding counter E[block] which counts up the number of times the error has occurred owing to the ARDWR instruction. Next, at step S306, it is determined whether the content of the adding counter E[block] is greater than a cumulative error count Emax that has been set in advance. If the content of the adding counter E[block] is greater than the cumulative

error count Emax ("YES" at step S306), then the program proceeds to step S307, at which this storage area undergoes substitution processing. If the content of the adding counter E[block] is equal to or less than the cumulative error count Emax ("NO" at step S306), on the other hand, then the program proceeds to step S308.

The content of the counter "block" is incremented at step S308, whence the program returns to step S302. The processing described in connection with steps S302 ~ S308 is repeated until detection and prediction of occurrence of defects is finished for storage areas. When all storage areas have been subjected to detection and prediction of defect occurrence, processing is terminated.

It should be noted that the content of the adding counter E[block] may be stored in the retry-count storage area of the memory 3 shown in Fig. 1 or in a prescribed storage area of the storage device 1.

In accordance with the first embodiment, as described above, each of the plurality of storage areas constituting the storage device 1 can undergo reading and writing of data in response to the ARDWR instruction successively without an interruption caused by another write instruction, and storage areas can be automatically subjected to processing for detecting and predicting the occurrence of defective areas in response to the ARDWR instruction. If a defect is detected, substitution processing can be executed automatically.

Further, it is possible to subject storage areas to defect detection and prediction processing even if the user is absent or even if another write instruction entered by the user is not forbidden.

Further, the number of times errors occur with regard to storage areas of the storage device in response to the ARDWR instruction can be stored and, if the error count exceeds a predetermined threshold value with regard to a particular storage area, this storage area can be subjected to substitution processing automatically.

As a result of the operation described above, partial defects present in the plurality of storage areas constituting the storage device 1 can be detected and predicted automatically.

#### <Third Embodiment>

In a third embodiment of the invention, the arrangement of the second embodiment is so adapted that after the ARDWR instruction is executed, data are again read out of the storage area, to which the ARDWR instruction was applied, in response to a read instruction and these data are compared with the data that were read out by the ARDWR instruction. This makes it possible to detect and predict even more accurately the occurrence of defects in the storage areas of the storage device.

The processing executed in the third embodiment will now be described with reference to the flowchart of Fig. 4.

Fig. 4 is a flowchart illustrating the flow of process-

ing executed according to the third embodiment.

In response to the ARDWR instruction and a read instruction that follows the ARDWR instruction, a counter "block", which counts the numbers of the storage areas that undergo defect detection and prediction, is initialized to "1" at step S401. This is followed by step S402, at which it is determined whether all storage areas have undergone defect detection and prediction processing. If defect detection and prediction is finished up to the final storage area ("YES" at step S402), then processing is terminated. If defect detection and prediction is not finished up to the final storage area ("NO" at step S402), then the program proceeds to step S403.

At step S403, data stored in a storage area corresponding to content indicated by the counter "block" are read out by the ARDWR instruction (ARDWR block), the data are placed in a buffer temporarily and then written back to the same storage area. This is followed by step S404, at which the data stored in this storage area are read out by the read instruction (read block). Next, at step S405, with regard to data stored in a certain storage area, it is determined whether the data read out by the ARDWR instruction and the data read out by the read instruction that followed the ARDWR instruction are different. If the data are identical ("NO" at step S405), the program proceeds to step S406. If the data are different ("YES" at step S405), however, then the program proceeds to step S409.

It is determined at step S406 whether the storage area for which the data read/write operation was performed in response to the ARDWR instruction has developed a recoverable error (referred to as a "recoverable ARDWR error") owing to retry of the storage area. If such an error has occurred ("YES" at step S406), then the program proceeds to step S407. If it is found at step S406 that an error has not occurred ("NO" at step S406), then the program proceeds to step S408.

With regard to a storage area for which an error has occurred owing to the ARDWR instruction, step S407 calls for incrementing of the content (block = n, where n is the nth storage area) of an adding counter E[block] which counts up the number of times the error has occurred owing to the ARDWR instruction. Next, at step S408, it is determined whether the content of the adding counter E[block] is greater than a cumulative error count Emax that has been set in advance. If the content of the adding counter E[block] is greater than the cumulative error count Emax ("YES" at step S408), then the program proceeds to step S409, at which this storage area undergoes substitution processing. If the content of the adding counter E[block] is equal to or less than the cumulative error count Emax ("NO" at step S408), on the other hand, then the program proceeds to step S410.

The content of the counter "block" is incremented at step S410, whence the program returns to step S402. The processing described in connection with step S402 ~ S408 is repeated until detection and prediction of occurrence of defects is finished for storage areas. When

all storage areas have been subjected to detection and prediction of defect occurrence, processing is terminated.

It should be noted that the content of the adding counter E[block] may be stored in the retry-count storage area of the memory 3 shown in Fig. 1 or in a prescribed storage area of the storage device 1.

Further, the third embodiment is obtained by adding the processing of step S404 in Fig. 4 to the second embodiment. However, it is also possible to apply the processing of step S404 to the first embodiment or to other embodiments.

In accordance with the third embodiment, as described above, data stored in a storage area after execution of the ARDWR instruction can be read out again by a read instruction and these data can be compared with the data that were read out by the ARDWR instruction, thereby making possible more accurate automatic detection and prediction of occurrence of defective storage areas. If a defect is detected, substitution processing can be executed automatically.

Further, the number of times errors occur with regard to storage areas of the storage device in response to the ARDWR instruction can be stored and, if the error count exceeds a predetermined threshold value with regard to a particular storage area, this storage area can be subjected to substitution processing automatically.

As a result of the operation described above, partial defects present in the plurality of storage areas constituting the storage device 1 can be detected and predicted automatically.

The processing described in the first through third embodiments can be started up periodically at fixed intervals, such as once a day or once a week, or at start-up or shut-down of the system, by the system software or built-in firmware, or manually at the volition of the administrator.

Further, in order to avoid a decline in overall system performance owing to the processing for detecting and predicting the occurrence of defects in storage areas in accordance with the second and third embodiments, it is possible to adopt an arrangement in which the processing for detecting and predicting the occurrence of defects in storage areas is executed at a selected time, namely when the load on the system is low.

Processing executed by such an arrangement will now be described with reference to Fig. 5.

Fig. 5 is a flowchart illustrating the flow of processing executed to perform the processing described in connection with the second and third embodiments of the invention.

Step S501 in Fig. 5 calls for measurement of the load Lsys, which indicates the load on the system at a certain point in time. This is followed by step S502, at which it is determined whether Lsys is less than a predetermined constant L. If the load equal to or greater than the predetermined constant L ("NO" at step S502), the program proceeds to step S501. On the other hand,

if the load is less than the predetermined constant L ("YES" at step S502), then the program proceeds to step S503. Here the occurrence of defects in the storage areas of the storage device 1 is detected and predicted using any of the arrangements of the first through third embodiments.

Thus, when the system load is high, the invention is not started up and is prevented from influencing other operations.

It is also possible to adopt an arrangement in which the occurrence of defects in the storage areas of the storage device 1 is detected and predicted depending upon overall conditions inclusive of the number of users and the present time (i.e., whether it is late at night, a holiday, etc.).

#### <Fourth Embodiment>

In the first through third embodiments, the occurrence of defects in the storage areas of a single storage device is detected and predicted. A fourth embodiment of the invention is adapted to detect and predict the occurrence of defects in the storage areas of a plurality of storage devices such as a disk array.

The processing executed in the fourth embodiment will now be described with reference to the flowchart of Fig. 6.

Fig. 6 is a diagram for describing the processing executed according to the fourth embodiment.

Shown in Fig. 6 is a storage device array 10 comprising a plurality of storage devices 11 ~ 14, a CPU (central processing unit) 30 for subjecting the elements of the system to various control, and a memory 30. The memory 30 has a defect checking program (not shown) for executing processing described in the fourth embodiment, as well retry-count storage areas, the number of which correspond to the number of storage devices 11 ~ 14, for performing a function identical with that of the retry-count storage area 3b described above in connection with Fig. 1. It is assumed that the detailed construction of the storage devices 11 ~ 14 is similar to that of the conventional storage device 71 shown in Fig. 7. Further, the retry-count storage areas may be provided in individual storage areas.

If a total number of errors obtained by summing the number of errors that have occurred in each of the storage areas of any of the storages devices 11 ~ 14, or if the number of errors that have occurred in each storage area of the storage areas of any of the storages devices 11 ~ 14, exceeds a predetermined threshold value, substitution processing is executed on a perdevice basis. This can be implemented by sending a message to the user or system administrator and having the user or administrator intervene, or, as shown in Fig. 6, by setting aside the storage device 14 as a spare storage device that usually is not used and executing substitution processing automatically.

In accordance with the first through fourth embodi-

ments, as described above, the occurrence of defects in the storage areas of a storage device can be predicted and substitution processing can be executed to automatically substitute another storage area for one that has failed. This furnishes the storage device with a high reliability and makes it easy to use. Further, storage areas can be subjected to substitution processing and the same effects can be obtained even when a failure has actually occurred.

The present invention can be applied to a system constituted by a plurality of devices (e.g., a host computer, interface, reader, printer, etc.) or to an apparatus comprising a single device (e.g., a copier or facsimile machine, etc.).

Further, it goes without saying that the object of the present invention can also be achieved by providing a storage medium storing program codes for performing the aforesaid functions of the foregoing embodiments to a system or an apparatus, reading the program codes with a computer (e.g., a CPU or MPU) of the system or apparatus from the storage medium, and then executing the program.

In this case, the program codes read from the storage medium implement the functions according to the embodiments, and the storage medium storing the program codes constitutes the invention.

Further, the storage medium, such as a floppy disk, hard disk, optical disk, magneto-optical disk, CD-ROM, CD-R, magnetic tape, non-volatile type memory card or ROM can be used to provide the program codes.

Furthermore, besides the case where the aforesaid functions according to the embodiments are implemented by executing the program codes read by a computer, the present invention covers a case where an operating system (OS) or the like working on the computer performs a part of or the entire process in accordance with the designation of program codes and implements the functions according to the embodiments.

Furthermore, the present invention further covers a case where, after the program codes read from the storage medium are written to a function extension board inserted into the computer or to a memory provided in a function extension unit connected to the computer, a CPU or the like contained in the function extension board or function extension unit performs a part of or the entire process in accordance with the designation of program codes and implements the function of the above embodiments.

In a case where the present invention is applied to the above-mentioned storage medium, program codes corresponding to the flowcharts described earlier are stored on this storage medium. More specifically, modules illustrated in the example of the memory map of Fig. 8 are stored on the storage medium.

Specifically, it will suffice to store program codes of at least a "checking module", an "accumulating module" and a "detecting module" on the storage medium.

The "checking module" checks for defects in stor-

age areas by performing reading and writing of data over all storage areas constituting a storage medium. The "accumulating module" is a module which, when an error that has occurred by checking, is an error for which retry is possible, accumulates the number of times this has occurred. The "detecting module" detects fault locations in the storage areas based upon the type of error that has occurred by checking or the number of occurrences accumulated by the accumulating module.

As many apparently widely different embodiments of the present invention can be made without departing from the spirit and scope thereof, it is to be understood that the invention is not limited to the specific embodiments thereof except as defined in the appended claims.

#### Claims

1. A storage device equipped with a storage medium, characterized by comprising:
  - checking means (2, 3a) for checking for defects in storage areas by performing reading and writing of data over all storage areas constituting the storage medium;
  - accumulating means (2, 3a, 3b) which, when an error that has occurred by checking performed by said checking means is an error for which retry is possible, is for accumulating the number of times this has occurred; and
  - detecting means (2, 3a, 3b) for detecting fault locations in the storage areas based upon the type of error that has occurred by checking performed by said checking means or the number of occurrences accumulated by said accumulating means.
2. The device according to claim 1, further comprising substitution means for substituting another storage area for a storage area having a defect detected by said detecting means.
3. The device according to any preceding claim, wherein said detecting means detects a storage area under examination as being a defective location if the number of occurrences accumulated by said accumulating means exceeds a predetermined number or if the error that has occurred by checking performed by said checking means is an error for which retry is possible.
4. The device according to any preceding claim, wherein the storage device has a control instruction for inhibiting instructions from elsewhere during execution of checking by said checking means, thereby allowing checking for defects in the storage areas;

said checking means checking for defects in the storage areas using said control instruction.

5. The device according to claim 4, further comprising memory means for holding data read out by said checking means;

said checking means checking for defects of the storage areas by re-reading data out of a storage area after it has been checked by said checking means and comparing the read data and the data held by said memory means.

6. The device according to any preceding claim, wherein the check performed by said checking means is executed at predetermined times.

7. A storage system equipped with a plurality of storage devices, characterized by comprising:

checking means (20, 30) for checking for defects in storage areas by performing reading and writing of data over all storage areas constituting a storage medium provided in each storage device of the plurality thereof; accumulating means (20, 30) which, when an error that has occurred by checking performed by said checking means is an error for which retry is possible, is for accumulating the number of times this has occurred; detecting means (20, 30) for detecting fault locations in the storage areas based upon the type of error that has occurred by checking performed by said checking means or the number of occurrences accumulated by said accumulating means; monitoring means (20, 30) for monitoring status of detection of each storage device of the plurality thereof by said detecting means; and substitution means (20, 30) for substituting one storage device for another in dependence upon status of detection monitored by said monitoring means.

8. A method of controlling a storage device equipped with a storage medium, characterized by comprising:

a checking step (S201, S202, S203, S207, S211, S213, S217, S301, S302, S303, S308, S401, S402, S403, S404, S410) of checking for defects in storage areas by performing reading and writing of data over all storage areas constituting the storage medium; an accumulating step (S208, S214, S305, S407) which, when an error that has occurred by checking performed at said checking step is an error for which retry is possible, is a step of accumulating the number of times this has occurred;



curred; and

a detecting step (S204, S209, S212, S215, S304, S306, S405, S406, S408) of detecting fault locations in the storage areas based upon the type of error that has occurred by checking performed at said checking step or the number of occurrences accumulated at said accumulating step.

9. The method according to claim 8, further comprising a substitution step of substituting another storage area for a storage area having a defect detected at said detecting step.

10. The method according to any of claims 8 and 9, wherein said detecting step detects a storage area under examination as being a defective location if the number of occurrences accumulated at said accumulating step exceeds a predetermined number or if the error that has occurred by checking performed at said checking step is an error for which retry is impossible.

11. The method according to any of claims 8 to 10, wherein the method has a control instruction for inhibiting instructions from elsewhere during execution of checking at said checking means, thereby allowing checking for defects in the storage areas; said checking step checking for defects in the storage areas using said control instruction.

12. The method according to claim 11, further comprising a data holding step of holding data read out at said checking step; said checking step checking for defects of the storage areas by re-reading data out of a storage area after it has been checked at said checking step and comparing the read data and the data held at said data holding step.

13. The method according to any of claims 8 to 12, wherein the check performed at said checking step is executed at predetermined times.

14. A method of controlling a storage system equipped with a plurality of storage devices; characterized by comprising:

a checking step (S201, S202, S203, S207, S211, S213, S217, S301, S302, S303, S308, S401, S402, S403, S404, S410) of checking for defects in storage areas by performing reading and writing of data over all storages areas constituting a storage medium provided in each storage device of the plurality thereof; an accumulating step (S208, S214, S305, S407) which, when an error that has occurred by checking performed at said checking step is

an error for which retry is possible, is a step of accumulating the number of times this has occurred;

a detecting step (S204, S209, S212, S215, S304, S306, S405, S406, S408) of detecting fault locations in the storage areas based upon the type of error that has occurred by checking performed at said checking step or the number of occurrences accumulated at said accumulating step;

a monitoring step (S205, S210, S216, S307, S409) of monitoring status of detection of each storage device of the plurality thereof at said detecting step; and

a substitution step (S205, S210, S216, S307, S409) of substituting one storage device for another in dependence upon status of detection monitored at said monitoring step.

15. A computer readable memory storing program codes of control processing for controlling a storage device equipped with a storage medium, the memory characterized by comprising:

a program code of a checking step (S201, S202, S203, S207, S211, S213, S217, S301, S302, S303, S308, S401, S402, S403, S404, S410) of checking for defects in storage areas by performing reading and writing of data over all storages areas constituting the storage medium;

a program code of an accumulating step (S208, S214, S305, S407) which, when an error that has occurred by checking performed at said checking step is an error for which retry is possible, is a step of accumulating the number of times this has occurred; and

a program code of a detecting step (S204, S209, S212, S215, S304, S306, S405, S406, S408) of detecting fault locations in the storage areas based upon the type of error that has occurred by checking performed at said checking step or the number of occurrences accumulated at said accumulating step.

16. A method of substituting substitute storage areas for defective storage areas in a storage medium in a storage device comprising the steps of;

controlling the storage device to automatically check all storage areas for defects; and substituting another storage area for a storage area having a defect.

17. A method of detecting defective storage areas in a storage medium in a storage device, comprising the steps of;

writing data to all storage areas of the storage medium;  
reading the data from the storage areas; and  
comparing the read and written data.

5

18. A method as claimed in any of claims 16 and 17 in combination with any one or more of the method steps defined in claims 8 to 14.

19. A storage medium processed according to any one of claims 8 to 14 and 16 to 18.

10

15

20

25

30

35

40

45

50

55

**FIG. 1**




FIG. 2




FIG. 3








FIG. 4




**FIG. 5****FIG. 6**


**FIG. 7**



**FIG. 8**







(19)

Europäisches Patentamt  
European Patent Office  
Office européen des brevets



(11)

**EP 0 801 387 A3**

(12)

**EUROPEAN PATENT APPLICATION**

(88) Date of publication A3:  
**17.06.1998 Bulletin 1998/25**

(51) Int Cl.<sup>6</sup>: **G11B 20/18**

(43) Date of publication A2:  
**15.10.1997 Bulletin 1997/42**

(21) Application number: **97302369.0**

(22) Date of filing: **07.04.1997**

(84) Designated Contracting States:  
**DE FR GB**

(72) Inventor: **Inoue, Sunao**  
**Ohta-ku, Tokyo (JP)**

(30) Priority: **08.04.1996 JP 85533/96**

(74) Representative:  
**Beresford, Keith Denis Lewis et al**  
**BERESFORD & Co.**  
**2-5 Warwick Court**  
**High Holborn**  
**London WC1R 5DJ (GB)**


(71) Applicant: **CANON KABUSHIKI KAISHA**  
**Tokyo (JP)**

(54) **Storage device, method of controlling same, storage system and method of controlling same**

(57) All storage areas constituting a storage medium 1 are checked for defects by successively reading and writing data. If an error that has occurred owing to the checking operation is an error for which retry is pos-

sible, the number of times this occurs is accumulated in a retrial-count storage area 36 of a memory. A faulty storage area is detected based upon the type of error that has occurred by checking or the number of occurrences that have been accumulated.

**FIG. 1**



**EP 0 801 387 A3**



European Patent  
Office

# EUROPEAN SEARCH REPORT

Application Number  
EP 97 30 2369

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (InCl.6)
X	NN: "Detection and Reallocation of Defective Clusters in Removable DASD Media" IBM TECHNICAL DISCLOSURE BULLETIN, vol. 37, no. 6B, June 1994, US, pages 571-572, XP000456101	8-10, 16-19	G11B20/18
Y	* page 571, line 1 - page 572, last line *	1-7, 11-15	
Y	--- NN: "Method for Recovering from Runaway Sector Reassignments on Hard Disk Drive" IBM TECHNICAL DISCLOSURE BULLETIN, vol. 34, no. 7B, December 1991, US, pages 178-179, XP002062695 * page 179, paragraph 2 *	1-7, 11-15	
A	--- NN: "High-Speed Formatting Operation for a Disk File" IBM TECHNICAL DISCLOSURE BULLETIN, vol. 36, no. 8, August 1993, US, pages 673-674, XP002062696 * page 673, line 1 - page 674, last line *	1-19	
A	--- NN: "Effective Management Method of Spare Area Allocation for Sector and Cylinder Effects" IBM TECHNICAL DISCLOSURE BULLETIN, vol. 38, no. 5, May 1995, US, pages 141-142, XP002062697 * page 141, line 1 - page 141, last line *	1-19	
A	--- NN: "Method for Allocating Spare Sectors after SAT" IBM TECHNICAL DISCLOSURE BULLETIN, vol. 29, no. 1, June 1986, US, pages 210-214, XP002062698 * page 210, line 1 - page 211, last line *	1-19	
The present search report has been drawn up for all claims			
Place of search <b>THE HAGUE</b>		Date of completion of the search <b>21 April 1998</b>	Examiner <b>Van Staveren, M</b>
<p><b>CATEGORY OF CITED DOCUMENTS</b></p> <p>X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document</p> <p>1 : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons &amp; : member of the same patent family, corresponding document</p>			

EPO FORM 1503 03 B2 (P04C01)

## Electronic Acknowledgement Receipt

<b>EFS ID:</b>	2767588
<b>Application Number:</b>	11205121
<b>International Application Number:</b>	
<b>Confirmation Number:</b>	2910
<b>Title of Invention:</b>	Information process device
<b>First Named Inventor/Applicant Name:</b>	Jun Haishima
<b>Customer Number:</b>	22850
<b>Filer:</b>	Marvin Jay Spivak/kiyondra mcmillan
<b>Filer Authorized By:</b>	Marvin Jay Spivak
<b>Attorney Docket Number:</b>	276900US90
<b>Receipt Date:</b>	25-JAN-2008
<b>Filing Date:</b>	17-AUG-2005
<b>Time Stamp:</b>	14:10:18
<b>Application Type:</b>	Utility under 35 USC 111(a)

### Payment information:

Submitted with Payment	no
------------------------	----

### File Listing:

Document Number	Document Description	File Name	File Size(Bytes) /Message Digest	Multi Part /.zip	Pages (if appl.)
1		276900USIDS.pdf	3413752 074e713f29960177adeba831596af9a27847cd44	yes	64

	Multipart Description/PDF files in .zip description		
	Document Description	Start	End
	Information Disclosure Statement Letter	1	1
	Information Disclosure Statement (IDS) Filed	2	2
	NPL Documents	3	8
	Foreign Reference	9	18
	Foreign Reference	19	26
	Foreign Reference	27	45
	Foreign Reference	46	64
Warnings:			
Information:			
Total Files Size (in bytes):		3413752	
<p>This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503.</p> <p><b><u>New Applications Under 35 U.S.C. 111</u></b> If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.</p> <p><b><u>National Stage of an International Application under 35 U.S.C. 371</u></b> If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.</p> <p><b><u>New International Application Filed with the USPTO as a Receiving Office</u></b> If a new international application is being filed and the international application includes the necessary components for an international filing date (see PCT Article 11 and MPEP 1810), a Notification of the International Application Number and of the International Filing Date (Form PCT/RO/105) will be issued in due course, subject to prescriptions concerning national security, and the date shown on this Acknowledgement Receipt will establish the international filing date of the application.</p>			

PLUS Search Results for S/N 11205121, Searched Mon Mar 17 17:15:12 EDT 2008

The Patent Linguistics Utility System (PLUS) is a USPTO automated search system for U.S. Patents from 1971 to the present PLUS is a query-by-example search system which produces a list of patents that are most closely related linguistically to the application searched. This search was prepared by the staff of the Scientific and Technical Information Center, SIRA.

4621184 99	4599558 76
4974168 99	
5043984 99	
5388045 99	
5760893 99	
5781125 99	
5819054 99	
5903353 99	
20060048008 99	
20060203230 99	
4850027 80	
4306288 80	
4375672 80	
4404603 80	
4761676 80	
4958373 80	
5206820 80	
5903580 80	
6400838 80	
7135344 80	
20010012390 80	
20050010890 80	
20060161319 80	
5321354 76	
5630046 76	
5740052 76	
5808846 76	
6005760 76	
6219216 76	
6219216 76	
3803420 76	
4249413 76	
4254374 76	
4261206 76	
4263572 76	
4330712 76	
4377743 76	
4399372 76	
4413738 76	
4445520 76	
4463609 76	
4468615 76	
4488114 76	
4491728 76	
4501124 76	
4514723 76	
4560629 76	
4582095 76	
4586147 76	



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

11/205,121

08/17/2005

Jun Haishima

276900US90

2910

22850

7590

04/03/2008

OBLON, SPIVAK, MCCLELLAND MAIER & NEUSTADT, P.C.  
1940 DUKE STREET  
ALEXANDRIA, VA 22314

EXAMINER

RODGERS FARMER, BRADFORD A

ART UNIT

PAPER NUMBER

4141

NOTIFICATION DATE

DELIVERY MODE

04/03/2008

ELECTRONIC

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

patentdocket@oblon.com  
oblonpat@oblon.com  
jgardner@oblon.com

<b>Office Action Summary</b>	<b>Application No.</b> 11/205,121	<b>Applicant(s)</b> HAISHIMA, JUN	
	<b>Examiner</b> Bradford A. Rodgers-Farmer	<b>Art Unit</b> 4141	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

### Status

- 1) ☒ Responsive to communication(s) filed on 17 August 2005.
- 2a) ☐ This action is **FINAL**.                      2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

### Disposition of Claims

- 4) ☒ Claim(s) 1-3 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-3 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 17 August 2005 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

### Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All    b) ☐ Some \*    c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

### Attachment(s)

- |  |   |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)            | 4) <input type="checkbox"/> Interview Summary (PTO-413)           |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)   | Paper No(s)/Mail Date. _____                                      |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| Paper No(s)/Mail Date <u>8/17/2005; 1/25/2008</u> .                                    | 6) <input type="checkbox"/> Other: _____                          |

### DETAILED ACTION

1. Claims 1-3 are pending.
2. The examiner has acknowledged the applicant's priority to Japanese Patent Application No. 2004-245377 filed on August, 25, 2004.

### *Specification*

3. The applicant's specification appears to be in proper order. However, it has not been checked to the extent necessary to determine the presence of all possible minor errors. Applicant's cooperation is requested in correcting any errors of that the applicant may become aware of in the specification.

### *Claim Rejections - 35 USC § 102*

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1 and 2 are rejected under 35 U.S.C. 102(b) as being anticipated by Owada et al (Odwada) (United States Patent NO.5860122).

#### ***As Per claim 1 Odwada teaches:***

- ***An information process device comprising:  
a first memory device for storing a boot program executed when the  
information process device is started to operate; a mother board on which  
the first memory device is provided;***(Odwada, Col 2 lines 35-42, "According to a first aspect of the present invention, a backup unit comprises a first storage means containing at least one program and a setup file in which the operating



environment of this program is written) Wherein the first storage means is the first memory device as claimed and the setup file is the program which is executed. Furthermore a motherboard is an inherent feature of all computers;

- ***a second memory device for storing an application program, the second memory device being connected to the mother board;*** (Odwada, Col 1 lines 5-7, The present invention relates to a backup unit having a countermeasure against a fault in an external storage unit, such as a hard disk drive ...) Wherein the harddrive is the second memory device as claimed;
- ***a control device for executing a fault inspection program to inspect whether or not a fault occurs in the second memory device; wherein the fault inspection program is stored in the first memory device;*** (Odwada, Col 3 lines 5-8, According to a fourth aspect of the present invention, the above-mentioned backup unit further comprises a fault detecting means for detecting a fault in the first storage means.);
- ***and wherein the control device executes the fault inspection program when the information process device is started to operate.*** (Odwada, Col 3 lines 9-11, When a fault is detected in the first storage means by the fault detecting means, the switch means selects the second storage means as a storage means for booting) Wherein the fact that it detected the problem during booting must mean that it is running when the device is started.

***As Per claim 2 claim 1 is incorporated and further Odwada teaches:***

- ***wherein the first memory device is a ROM provided on the mother board, wherein the second memory device is a hard disk which is independent from the mother board, and wherein the control device executes the fault***

***inspection program stored in the ROM to inspect whether or not the fault occurs in the hard disk.*** (Odwada, Col 8 lines 29-41 In the first and second embodiments of the invention, the duplication and conversion unit 31, the system loading switch unit 32, the setup file correction detector 33, and the HDD fault detector 34 are implemented by software, i.e., programs loaded to the central control unit 30. However, these constituents may be implemented by hardware. Further, when these constituents are implemented by software, their programs may be stored in the HDD 10. In addition, a program for generating the system loading switch unit 32 may be stored in a ROM in the information processor. )

### ***Claim Rejections - 35 USC § 103***

5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claim 3 is rejected under 35 U.S.C. 103(a) as being unpatentable over Owada et al (Odwada) (United States Patent NO.5860122) in view of Pascal et al (Pascal) (United States Patent NO. 5971851).

***As Per claim 3 claim 1 is incorporated and Odwada does not specifically teach that the information process device is utilized as a gaming machine for business use.***

However the analogous art of Pascal teaches the above limitation. (Pascal Col 1 lines 11-15, Game machines ... However, these machines occasionally malfunction and enter into a lock up state, ceasing all functions and leaving the player stranded. ).

Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the teaching of Pascal into the invention of

Owada to create a fault tolerant gaming machine, because one of ordinary skill would have recognized the benefit of preventing players from having to " either abandon the machine after a few attempts at "fixing" the machine, or wait for an attendant's assistance." (Pascal Col 1 lines 15-18).

### ***Conclusion***

6. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Bradford A. Rodgers-Farmer whose telephone number is (571) 270-3888. The examiner can normally be reached on Monday to Thursday 7:30am to 5:00 pm EST.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Cameli Das can be reached on 571-272-3696. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Application/Control Number: 11/205,121  
Art Unit: 4141

Page 6

/Bradford A Rodgers-Farmer/  
Examiner, Art Unit 4141  
March 25, 2008

/CHAMELI C. DAS/  
Supervisory Patent Examiner, Art Unit 4141

<b>Notice of References Cited</b>	Application/Control No. 11/205,121		Applicant(s)/Patent Under Reexamination HAISHIMA, JUN	
	Examiner Bradford A. Rodgers-Farmer		Art Unit 4141	Page 1 of 1

#### U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	A	US-5,860,122 A	01-1999	Owada et al.	711/162
*	B	US-5,971,851 A	10-1999	Pascal et al.	463/24
*	C	US-6,449,735 B1	09-2002	Edwards et al.	714/25
*	D	US-2004/0078697 A1	04-2004	Duncan, William L.	714/042
*	E	US-2007/0168738 A1	07-2007	Wang, Chien-Chih	714/036
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			


#### FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

#### NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	
	V	
	W	
	X	

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)  
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

<b><i>Index of Claims</i></b>  	<b>Application/Control No.</b>  11205121	<b>Applicant(s)/Patent Under Reexamination</b>  HAISHIMA, JUN
	<b>Examiner</b>  Bradford A Rodgers-Farmer	<b>Art Unit</b>  4141


✓	<b>Rejected</b>
=	<b>Allowed</b>

-	<b>Cancelled</b>
÷	<b>Restricted</b>

N	<b>Non-Elected</b>
I	<b>Interference</b>

A	<b>Appeal</b>
O	<b>Objected</b>

<input type="checkbox"/> Claims renumbered in the same order as presented by applicant <input type="checkbox"/> CPA <input type="checkbox"/> T.D. <input type="checkbox"/> R.1.47										
CLAIM		DATE								
Final	Original	03/25/2008								
	1	✓								
	2	✓								
	3	✓								

<b>Search Notes</b>  	<b>Application/Control No.</b>  11205121	<b>Applicant(s)/Patent Under Reexamination</b>  HAISHIMA, JUN
	<b>Examiner</b>  Bradford A Rodgers-Farmer	<b>Art Unit</b>  4141

SEARCHED			
Class	Subclass	Date	Examiner
714	36	3/25/2008	BARF
710	104	3/25/2008	BARF

SEARCH NOTES		
Search Notes	Date	Examiner
Classes 711/170 and 713/1-100 searched using text	3/25/2008	BARF
Plus searche requested and concidered	3/25/2008	BARF
Google scholar searched	3/25/2008	BARF
IEEE searched	3/25/2008	BARF
East searched using EPO: JPO: Dewert; USPAT; USPgpub	3/25/2008	BARF

INTERFERENCE SEARCH			
Class	Subclass	Date	Examiner



## UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
 United States Patent and Trademark Office  
 Address: COMMISSIONER FOR PATENTS  
 P.O. Box 1450  
 Alexandria, Virginia 22313-1450  
 www.uspto.gov

## BIB DATA SHEET

CONFIRMATION NO. 2910

<b>SERIAL NUMBER</b> 11/205,121	<b>FILING or 371(c) DATE</b> 08/17/2005 <b>RULE</b>	<b>CLASS</b> 714	<b>GROUP ART UNIT</b> 4141	<b>ATTORNEY DOCKET NO.</b> 276900US90	
<b>APPLICANTS</b> Jun Haishima, Tokyo, JAPAN; <b>** CONTINUING DATA *****</b> <b>** FOREIGN APPLICATIONS *****</b> JAPAN 2004-245337 08/25/2004 <b>** IF REQUIRED, FOREIGN FILING LICENSE GRANTED **</b> 09/02/2005					
Foreign Priority claimed <input checked="" type="checkbox"/> Yes <input type="checkbox"/> No 35 USC 119(a-d) conditions met <input checked="" type="checkbox"/> Yes <input type="checkbox"/> No Verified and /BRADFORD A Acknowledged RODGERS FARMER/ Examiner's Signature	<input type="checkbox"/> Met after Allowance Initials	<b>STATE OR COUNTRY</b> JAPAN	<b>SHEETS DRAWINGS</b> 3	<b>TOTAL CLAIMS</b> 3	<b>INDEPENDENT CLAIMS</b> 1
<b>ADDRESS</b> OBLON, SPIVAK, MCCLELLAND MAIER & NEUSTADT, P.C. 1940 DUKE STREET ALEXANDRIA, VA 22314 UNITED STATES					
<b>TITLE</b> Information process device					
<b>FILING FEE RECEIVED</b> 1000	FEES: Authority has been given in Paper No. _____ to charge/credit DEPOSIT ACCOUNT No. _____ for following:		<input type="checkbox"/> All Fees <input type="checkbox"/> 1.16 Fees (Filing) <input type="checkbox"/> 1.17 Fees (Processing Ext. of time) <input type="checkbox"/> 1.18 Fees (Issue) <input type="checkbox"/> Other _____ <input type="checkbox"/> Credit		




[Web](#) [Images](#) [Video](#) [News](#) [Maps](#) [more »](#)


[Advanced Scholar Search](#)
[Scholar Preferences](#)
[Scholar Help](#)
**Scholar** [All articles](#) - [Recent articles](#) Results **1 - 10** of about **13,300** for **game machine fault detection**. (0.18 seconds)

## All Results

[M Yannakakis](#)
[D PELED](#)
[R Finkel](#)
[R Alur](#)
[U Manber](#)
[Progressive gaming control and communication system](#) - [all 3 versions »](#)

DN Hilgendorf, PE Pajak - US Patent 5,249,800, 1993 - Google Patents

 ... said **fault detection**. 30. ... unit indicating that said current unit over said connect line indicating that the **game ... machine** is connected to said communication unit ...

[Cited by 21](#) - [Related Articles](#) - [Web Search](#)
[Distinguishing tests for nondeterministic and probabilistic machines](#) - [all 5 versions »](#)

R Alur, C Courcoubetis, M Yannakakis - Proceedings of the twenty-seventh annual ACM symposium on ..., 1995 - portal.acm.org

 ... two-player **games** with incomplete information. A two-player Yv-**game** G consists of a nondeterministic **machine** with **game**-positions S, inputs I, out- ...

[Cited by 39](#) - [Related Articles](#) - [Web Search](#)
[Testing, Optimizatn, and Games](#) - [all 10 versions »](#)

M Yannakakis - Automata, Languages And Programming: 31st International ..., 2004 - books.google.com

 ... A deterministic FSM (or Mealy **machine**) M consists of ... Each state diagram defines an instance of the **game**. ... for the extent of the **fault detection** capabilities of ...

[Cited by 9](#) - [Related Articles](#) - [Web Search](#)
[Shooting game machine](#) - [all 3 versions »](#)

K Suzuki - US Patent 5,366,229, 1994 - Google Patents

 ... output an on-target **detection** signal to the **game** arith- ... meanS; it is possible to make the whole **game machine** ... would occur no **fault** resulting from any mis ...

[Cited by 32](#) - [Related Articles](#) - [Web Search](#)
[The Silicon Gaming Odyssey slot machine](#) - [all 4 versions »](#)

A Levinthal, M Barnett - Compcon'97. Proceedings, IEEE, 1997 - ieeeexplore.ieee.org

 ... Page 3 Navigator, **Games**, Stoppage, MMS Application ... requirements of casino gaming **machines**, including high reliability and security, **fault detection** and recovery ...

[Cited by 7](#) - [Related Articles](#) - [Web Search](#)
[BLACK BOX CHECKING](#) - [all 10 versions »](#)

D PELED, M YANNAKAKIS - Formal Methods for Protocol Engineering and Distributed ..., 1999 - books.google.com

 ... He also posed the **fault detection** or conformance testing ... we want to check whether this **machine** deadlocks, namely ... modeling the problem as a **game** with incomplete ...

[Cited by 57](#) - [Related Articles](#) - [Web Search](#)
[An expert system approach to fault diagnosis in hydraulic systems](#)

C Angeli, A Chatzinikolaou - Expert System, 1995 - Blackwell Synergy

 ... produce a useful tool for **fault** diag- nosis ... based systems, International Journal of Man-Machine Studies, 26,3 ... BWsE, JH and BR **GAMES** (1988) Knowledge Acquisition ...

[Cited by 16](#) - [Related Articles](#) - [Web Search](#)
[On the application of a machine learning technique to faultdiagnosis of power distribution lines](#) -

[all 4 versions »](#)

M Togami, N Abe, T Kitahashi, H Ogawa, N Mfg - Power Delivery, IEEE Transactions on, 1995 - [ieeexplore.ieee.org](#)

... An area of particular interest is **fault detection** and diagnosis. ... One aim of **machine** learning is to make an algorithm which automatically and efficiently shows ...

[Cited by 12](#) - [Related Articles](#) - [Web Search](#)

[Can \*\*machine\*\* learning be secure? - all 8 versions »](#)

M Barreno, B Nelson, R Sears, AD Joseph, JD Tygar - Proceedings of the 2006 ACM Symposium on Information, ..., 2006 - [portal.acm.org](#)

... within the context of deception **games** [14, 32 ... 5.2 Scale of Training Some **machine** learning systems are ... a widely used paradigm in **fault detection** [40], intrusion ...

[Cited by 10](#) - [Related Articles](#) - [Web Search](#)

[Traction Monitoring for Collision \*\*Detection\*\* with Legged Robots - all 7 versions »](#)

MJ Quinlan, CL Murch, RH Middleton, SK Chalup - Robocup 2003: Robot Soccer World Cup VII, 2004 - [books.google.com](#)

... the legs slip on ice the **machine** would not ... soccer, but the objective of the **game** is identical ... Note however that the **fault detection** methods presented below are ...

[Cited by 14](#) - [Related Articles](#) - [Web Search](#)

Google

Result Page:    1   2   3   4   5   6   7   8   9   10    [Next](#)

game machine fault detection

Search

[Google Home](#) - [About Google](#) - [About Google Scholar](#)

©2008 Google

Form PTO 1449 (Modified)		U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE		ATTY DOCKET NO. <b>276900US8</b>		SERIAL NO. <b>11/205,121</b>	
LIST OF REFERENCES CITED BY APPLICANT				APPLICANT <b>Jun HAISHIMA</b>			
				FILING DATE <b>August 17, 2005</b>		GROUP <b>2113</b>	
<b>U.S. PATENT DOCUMENTS</b>							
EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE IF APPROPRIATE
/B.A.R.F./	AA	US 6,449,735 B1	9/10/2002	David A. EDWARDS, et al.			
	AB						
	AC						
	AD						
	AE						
	AF						
	AG						
	AH						
	AI						
	AJ						
	AK						
	AL						
	AM						
	AN						
<b>FOREIGN PATENT DOCUMENTS</b>							
		DOCUMENT NUMBER	DATE	COUNTRY	TRANSLATION YES                  NO		
/B.A.R.F./	AO	JP 9-319445	12/12/1997	Japan (with English Abstract)			x
/B.A.R.F./	AP	JP 2000-35888	2/2/2000	Japan (with English Abstract)			x
/B.A.R.F./	AQ	EP 0 774 716 A1	5/21/1997	Europe			
/B.A.R.F./	AR	EP 0 801 387 A2	10/15/1997	Europe			
	AS						
	AT						
	AU						
	AV						
<b>OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, etc.)</b>							
	AW						
	AX						
	AY						
	AZ						<input type="checkbox"/> Additional References sheet(s) attached
Examiner				/Bradford Rodgers-Farmer/		Date Considered <b>03/25/2008</b>	
<small>*Examiner: Initial if reference is considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.</small>							

Docket No. 276900US90

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

IN RE APPLICATION OF: Jun HAISHIMA

SERIAL NO: New Application

GAU:

FILED: Herewith

EXAMINER:

FOR: INFORMATION PROCESS DEVICE

**INFORMATION DISCLOSURE STATEMENT UNDER 37 CFR 1.97**COMMISSIONER FOR PATENTS  
ALEXANDRIA, VIRGINIA 22313

SIR:

Applicant(s) wish to disclose the following information.

**REFERENCES**

- ☒ The applicant(s) wish to make of record the references listed on the attached form PTO-1449. Copies of the listed references are attached, where required, as are either statements of relevancy or any readily available English translations of pertinent portions of any non-English language references.
- ☐ A check or credit card payment form is attached in the amount required under 37 CFR §1.17(p).

**RELATED CASES**

- ☐ Attached is a list of applicant's pending application(s), published application(s) or issued patent(s) which may be related to the present application. In accordance with the waiver of 37 CFR 1.98 dated September 21, 2004, copies of the cited pending applications are not provided. Cited published and/or issued patents, if any, are listed on the attached PTO form 1449.
- ☐ A check or credit card payment form is attached in the amount required under 37 CFR §1.17(p).

**CERTIFICATION**

- ☐ Each item of information contained in this information disclosure statement was first cited in any communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of this statement.
- ☐ No item of information contained in this information disclosure statement was cited in a communication from a foreign patent office in a counterpart foreign application or, to the knowledge of the undersigned, having made reasonable inquiry, was known to any individual designated in 37 CFR §1.56(c) more than three months prior to the filing of this statement.

**DEPOSIT ACCOUNT**

- ☒ Please charge any additional fees for the papers being filed herewith and for which no check or credit card payment is enclosed herewith, or credit any overpayment to deposit account number 15-0030. A duplicate copy of this sheet is enclosed.

Respectfully submitted,

OBLON, SPIVAK, McCLELLAND,  
MAIER & NEUSTADT, P.C.

Masayasu Mori

Registration No. 47,301

C. Irvin McClelland  
Registration Number 21,124

Customer Number

**22850**Tel. (703) 413-3000  
Fax. (703) 413-2220  
(OSMMN 05/03)

Form PTO 1449 (Modified)		U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE			ATTY DOCKET NO. 276900US90		SERIAL NO. New Application	
LIST OF REFERENCES CITED BY APPLICANT					APPLICANT Jun HAISHIMA			
					FILING DATE Herewith		GROUP	
<b>U.S. PATENT DOCUMENTS</b>								
EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE IF APPROPRIATE	
	AA							
	AB							
	AC							
	AD							
	AE							
	AF							
	AG							
	AH							
	AI							
	AJ							
	AK							
	AL							
	AM							
	AN							
<b>FOREIGN PATENT DOCUMENTS</b>								
		DOCUMENT NUMBER	DATE	COUNTRY	TRANSLATION YES                      NO			
/B.A.R.F./	AO	2003-330793	11/21/2003	Japan (with English Abstract)		X		
/B.A.R.F./	AP	2003-331236	11/21/2003	Japan (with English Abstract)		X		
	AQ							
	AR							
	AS							
	AT							
	AU							
	AV							
<b>OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, etc.)</b>								
	AW							
	AX							
	AY							
	AZ					<input type="checkbox"/> Additional References sheet(s) attached		
Examiner      /Bradford Rodgers-Farmer/					Date Considered      03/25/2008			
*Examiner: Initial if reference is considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.								

[Search Results](#)
[BROWSE](#)
[SEARCH](#)
[IEEE XPLORE GUIDE](#)
[SUPPORT](#)

 Results for "((**(gaming machine)**<in>metadata ) <and> ((**fault**)<in>metadata ) )<and> ((**det...**"

Your search matched 1 of 1764710 documents.

 A maximum of 100 results are displayed, 25 to a page, sorted by **Relevance** in **Descending** order.

[e-mail](#) [printer friendly](#)

 New [Beta]  
**Application  
Notes**

 FORWARDED BY  
**GLOBALSPEC**
[Search Options](#)
[View Session History](#)
[New Search](#)
[Key](#)

IEEE JNL	IEEE Journal or Magazine
IET JNL	IET Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IET CNF	IET Conference Proceeding
IEEE STD	IEEE Standard

[Modify Search](#)

( ( (gaming machine)&lt;in&gt;metadata ) &lt;and&gt; ((fault)&lt;in&gt;metadata ) )&lt;and&gt; ((detection)&lt;in&gt;metadata )

[Search](#)
☐ Check to search only within this results set

 Display Format: ☒ Citation ☐ Citation & Abstract

[IEEE/ET](#)
[Books](#)
[Educational Courses](#)
[Application Notes \[Beta\]](#)

Practical applied content provided by GlobalSpec to explain, illustrate and promote technologies. Not reviewed or endorsed by the IEEE.

[view selected items](#) [Select All](#) [Deselect All](#)

- ☐ **1. The Silicon Gaming Odyssey slot machine**  
 Levinthal, A.; Barnett, M.;  
[Compton '97 Proceedings, IEEE](#)  
 23-26 Feb. 1997 Page(s):296 - 301  
 Digital Object Identifier 10.1109/CMPCON.1997.584736  
[AbstractPlus](#) | Full Text: [PDF\(436 KB\)](#) [IEEE CNF](#)  
[Rights and Permissions](#)

[Help](#) [Contact Us](#) [Privacy & Security](#) [IEEE.org](#)

 Indexed by  

© Copyright 2005 IEEE - All Rights Reserved

## EAST Search History

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	339	(714/36).CCLS.	US-PGPUB; USPAT	OR	OFF	2008/03/25 14:24
L2	1144	(710/104).CCLS.	US-PGPUB; USPAT	OR	OFF	2008/03/25 15:02
L3	1	("6,449,735").PN.	US-PGPUB; USPAT	OR	OFF	2008/03/25 15:06
L4	1	("5860122").PN.	US-PGPUB; USPAT	OR	OFF	2008/03/25 15:08
L5	7927	711/170.ccls. 713/1-100.ccls.	US-PGPUB; USPAT; FPRS; EPO; JPO; IBM_TDB	OR	ON	2008/03/25 16:05
L6	5056597	memory storage area ROM	US-PGPUB; USPAT; FPRS; EPO; JPO; IBM_TDB	OR	ON	2008/03/25 16:05
L7	176959	(fault error problem crash) near ( program detect\$4 inspect\$6 software device locat\$4)	US-PGPUB; USPAT	OR	ON	2008/03/25 16:08
L8	820841	boot start\$1up "start-up" POST	US-PGPUB; USPAT	OR	ON	2008/03/25 16:09
L9	38264	(fault problem crash error) near I6	US-PGPUB; USPAT	OR	ON	2008/03/25 16:09
L10	3576	I8 and I7 and I9 and I6	US-PGPUB; USPAT	OR	ON	2008/03/25 16:10
L11	88	I8 and I7 and I9 and I6 and I5	US-PGPUB; USPAT	OR	ON	2008/03/25 16:10
L12	903	I8 and I7 and I9 and I6 and "714".clas.	US-PGPUB; USPAT	OR	ON	2008/03/25 16:10
L13	2612	I7 same ROM	US-PGPUB; USPAT	OR	ON	2008/03/25 16:12
L14	921	(fault problem crash error) near ("Hard disk" "hard drive" HDD HD)	US-PGPUB; USPAT	OR	ON	2008/03/25 16:13
L15	67	I13 and I12	US-PGPUB; USPAT	OR	ON	2008/03/25 16:13
L16	1	I4 and I15	US-PGPUB; USPAT	OR	ON	2008/03/25 16:13

L17	26147	((arcade gam\$4) near (machine portable )) psp gameboy playstation nintendo xbox	US-PGPUB; USPAT	OR	ON	2008/03/25 16:40
L18	223	l17 and "714".clas.	US-PGPUB; USPAT	OR	ON	2008/03/25 16:40
L19	55	l18 l8	US-PGPUB; USPAT	AND	ON	2008/03/25 16:41
L20	3575356	memory storage area ROM	FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2008/03/25 17:40
L21	84621	(fault error problem crash) near ( program detect\$4 inspect\$6 software device locat\$4)	FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2008/03/25 17:40
L22	259085	boot start\$1up "start-up" POST	FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2008/03/25 17:40
L23	3	(fault problem crash error) l20	FPRS; EPO; JPO; DERWENT; IBM_TDB	AND	ON	2008/03/25 17:41
L24	0	l23 and l22 and l21	FPRS; EPO; JPO; DERWENT; IBM_TDB	AND	ON	2008/03/25 17:41
L25	0	l23 and l22	FPRS; EPO; JPO; DERWENT; IBM_TDB	AND	ON	2008/03/25 17:41
L26	0	l22 and l23	FPRS; EPO; JPO; DERWENT; IBM_TDB	AND	ON	2008/03/25 17:42
L27	679	l22 and l21	FPRS; EPO; JPO; DERWENT; IBM_TDB	AND	ON	2008/03/25 17:42
L28	267	l22 and l21 and l20	FPRS; EPO; JPO; DERWENT; IBM_TDB	AND	ON	2008/03/25 17:42
L29	166	(fault problem crash error) near ("Hard disk" "hard drive" HDD HD)	FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2008/03/25 17:42



L30	117891	((arcade gam\$4) near (machine portable )) psp gameboy playstation nintendo xbox	FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2008/03/25 17:42
L31	0	l29 and l28	FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2008/03/25 17:42
L32	0	l30 and l29	FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2008/03/25 17:43
L33	1587	l30 and l22	FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2008/03/25 17:43
L34	242	l30 and l21	FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2008/03/25 17:43
L35	3	l33 and l21	FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2008/03/25 17:43

3/ 25/ 2008 6:07:22 PM

DOCKET NO: 276900US8

IN THE UNITED STATES PATENT & TRADEMARK OFFICE

IN RE APPLICATION OF :  
JUN HAISHIMA : EXAMINER: RODGERS FARMER, B.A.  
SERIAL NO: 11/205,121 :  
FILED: AUGUST 17, 2005 : GROUP ART UNIT: 4141  
FOR: INFORMATION PROCESS DEVICE :

AMENDMENT

COMMISSIONER FOR PATENTS  
ALEXANDRIA, VIRGINIA 22313

SIR:

In response to the Office Action dated April 3, 2008, please amend the above-identified application as follows:

**Amendments to the Specification** begin on page 2 of this paper.

**Amendments to the Claims** are reflected in the listing of claims which begins on page 4 of this paper.

**Remarks** begin on page 6 of this paper.

IN THE SPECIFICATION

Please replace the Abstract on page 8, lines 1-6 in its entirety, as follows:

### ABSTRACT

An information processing device and associated methodology are provided for inspecting a program fault. A first memory stores a boot program executed when the information processing device is initiated for operation. A second memory device is provided for storing an application program. A control device executes a fault inspection program to inspect whether or not a fault has occurred in the second memory device. The fault inspection program is stored in the first memory device and is initiated upon initialization of the information processing device.

IN THE CLAIMS

Please amend the claims as follows:

Claim 1 (Original): An information process device comprising:

a first memory device for storing a boot program executed when the information process device is started to operate;

a mother board on which the first memory device is provided;

a second memory device for storing an application program, the second memory device being connected to the mother board;

a control device for executing a fault inspection program to inspect whether or not a fault occurs in the second memory device;

wherein the fault inspection program is stored in the first memory device; and

wherein the control device executes the fault inspection program when the information process device is started to operate.

Claim 2 (Original): The information process device according to claim 1, wherein the first memory device is a ROM provided on the mother board,

wherein the second memory device is a hard disk which is independent from the mother board, and

wherein the control device executes the fault inspection program stored in the ROM to inspect whether or not the fault occurs in the hard disk.

Claim 3 (Original): The information process device according to claim 1, wherein the information process device is utilized as a gaming machine for business use.

Claim 4 (New): A gaming machine utilizing an information process device, the

information process device comprising:

- a first memory device configured to store a boot program executed when the information process device is started to operate;
- a mother board on which the first memory device is provided;
- a second memory device configured to store a game application program, the second memory device being connected to the mother board and electrically rewritable;
- a control device configured to execute a fault inspection program to inspect whether or not a fault occurs in the second memory device;
- wherein the fault inspection program is stored in the first memory device;
- wherein the control device executes the fault inspection program every time the information process device is started to operate, and
- wherein when the fault does not occur in the second memory device the game application program is started to execute and when the fault occurs in the second memory device an error display is conducted on a display device.

Claim 5 (New): The gaming machine according to Claim 4,

- wherein the first memory device is a ROM provided on the mother board,
- wherein the second memory device is a hard disk which is independent from the mother board, and
- wherein the control device executes the fault inspection program stored in the ROM to inspect whether or not the fault occurs in the hard disk.

Claim 6 (New): The gaming machine according to Claim 5, further comprising:

- a RAM provided on the mother board;

wherein the game application program is loaded from the hard disk to the RAM and executed by the control device when the fault does not occur in the hard disk.

### REMARKS

Favorable reconsideration of this application as presently amended, and in light of the following discussion, is respectfully requested.

After entry of the foregoing amendment, Claims 1-6 remain pending in the present application. New Claims 4-6 are added and find support in the original specification and claims. A new Abstract has been submitted which is in a better format for U.S. practice. No new matter has been added.

By way of summary, the Official Action presents the following issues: Claims 1-2 stand rejected under 35 U.S.C. § 102 as being unpatentable over Owada et al. (U.S. Patent No. 5,860,122, hereinafter "Owada"); and Claim 3 stands rejected under 35 U.S.C. § 103 as being unpatentable over Owada in view of Pascal et al. (U.S. Patent No. 5,971,851, hereinafter "Pascal").

### REJECTION UNDER 35 U.S.C. § 102

The Official Action has rejected Claims 1 and 2 under 35 U.S.C. § 102 as being unpatentable over Owada. The Official Action contends that Owada describes all of the Applicant's claimed features. Applicant respectfully traverses the rejection.

Applicant's Claim 1 recites, *inter alia*, an information processing device, including:

a first memory device for storing a boot program executed when the information process device is started to operate; ...

a second memory device for storing an application program, the second memory device being connected to the mother board;

a control device for executing a fault inspection program to inspect whether or not a fault occurs in the second memory device;

wherein the fault inspection program is stored in the first memory device. ...



As can be appreciated from the above claim language, the first memory device as claimed must store a boot program and a fault inspection program. The fault inspection program of the first memory device is executed to inspect whether or not a fault occurs in the second memory device.

At pages 2-3 of the Official Action, the first memory device is identified as corresponding to column 2, lines 35-42 of Owada. Additionally, the control device is identified as corresponding to column 3, lines 5-8 of Owada. In other words, the Official Action is taking the position that the central control unit (30) and HDT fault detector (34) as shown in Figure 5 of Owada, corresponds to the claimed fault inspection program. However, the Official Action has also taken the position that the first memory device is a first storage means which contains at least one program and a set up file.

As the Official Action has not identified a first memory in accordance with Applicant's claims, namely, a memory that includes both **A Boot Program and a Fault Inspection Program**, the rejection is clearly improper under 35 U.S.C. § 102.

Accordingly, Applicant respectfully request that the rejection of Claims 1 and 2 under 35 U.S.C. § 102 be withdrawn.

#### REJECTION UNDER 35 U.S.C. § 103

The Official Action has rejected Claim 3 under 35 U.S.C. § 103 as being unpatentable over Owada in view of Pascal. The Official Action contends that the combination of these references describe all of the Applicant's claimed features. Applicant respectfully traverses the rejection.

As noted above, Owada does not provide all of the features of the Applicant's claims for which it has been asserted. Likewise, as Pascal does not remedy the deficiencies

discussed above, either alone or in combination with Owada, Applicant respectfully submit that a *prima facie* case of obviousness has not been presented.

Accordingly, Applicant respectfully request that the rejection of Claim 3 under 35 U.S.C. § 103 be withdrawn.


#### NEW CLAIMS

New Claims 4-6 present more detailed aspects of the Applicants specification. For example, as recited in Claim 4, before execution of an application program a fault inspection program inspects a fault in electrically-rewritable second memory device. If there is no fault detected, a game application program is executed. New Claim 6 recites that a RAM is provided on a mother board and loaded with an application program of a hard disk when a fault is not detected. Applicants respectfully submit that these more detailed aspects of the Applicants claimed advancements are neither disclosed nor suggested by the art of record.

#### CONCLUSION

Consequently, in view of the foregoing amendment and remarks, it is respectfully submitted that the present application, including Claims 1-6, is patentably distinguished over the prior art, in condition for allowance, and such action is respectfully requested at an early date.

Respectfully submitted,  
OBLON, SPIVAK, McCLELLAND,  
MAIER & NEUSTADT, P.C.



Bradley D. Lytle  
Attorney of Record  
Registration No. 40,073

Customer Number

**22850**

Tel: (703) 413-3000  
Fax: (703) 413 -2220  
(OSMMN 08/07)

Scott A. McKeown  
Registration No. 42,866

## Electronic Acknowledgement Receipt

<b>EFS ID:</b>	3551268
<b>Application Number:</b>	11205121
<b>International Application Number:</b>	
<b>Confirmation Number:</b>	2910
<b>Title of Invention:</b>	Information process device
<b>First Named Inventor/Applicant Name:</b>	Jun Haishima
<b>Customer Number:</b>	22850
<b>Filer:</b>	Marvin Jay Spivak/Corrine Cunningham
<b>Filer Authorized By:</b>	Marvin Jay Spivak
<b>Attorney Docket Number:</b>	276900US90
<b>Receipt Date:</b>	01-JUL-2008
<b>Filing Date:</b>	17-AUG-2005
<b>Time Stamp:</b>	16:59:26
<b>Application Type:</b>	Utility under 35 USC 111(a)

### Payment information:

Submitted with Payment	no
------------------------	----

### File Listing:

Document Number	Document Description	File Name	File Size(Bytes) /Message Digest	Multi Part /.zip	Pages (if appl.)
1		276900USamendment.pdf	263094 151efe5b823f3631d1e6a86f16740c0d59ac3d04	yes	10

	Multipart Description/PDF files in .zip description		
	Document Description	Start	End
	Miscellaneous Incoming Letter	1	1
	Amendment - After Non-Final Rejection	2	2
	Specification	3	3
	Abstract	4	4
	Claims	5	7
	Applicant Arguments/Remarks Made in an Amendment	8	10
Warnings:			
Information:			
Total Files Size (in bytes):		263094	
<p>This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503.</p> <p><b><u>New Applications Under 35 U.S.C. 111</u></b> If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.</p> <p><b><u>National Stage of an International Application under 35 U.S.C. 371</u></b> If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.</p> <p><b><u>New International Application Filed with the USPTO as a Receiving Office</u></b> If a new international application is being filed and the international application includes the necessary components for an international filing date (see PCT Article 11 and MPEP 1810), a Notification of the International Application Number and of the International Filing Date (Form PCT/RO/105) will be issued in due course, subject to prescriptions concerning national security, and the date shown on this Acknowledgement Receipt will establish the international filing date of the application.</p>			

Docket No. 276900US8

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

INVENTOR(S) Jun HAISHIMA

SERIAL NO: 11/205,121

ART UNIT: 4141

FILING DATE: August 17, 2005

EXAMINER: RODGERS, FARMER, B.A.

FOR: INFORMATION PROCESS DEVICE

**FEE TRANSMITTAL**

- ☒ No additional fee is required  
☐ Small entity status of this application under 37 C.F.R. §1.9 and §1.27 is claimed.

The Fee has been calculated as shown below:

FOR	NUMBER FILED	NUMBER EXTRA	RATE	CALCULATIONS
TOTAL CLAIMS	6 - 20 =	0	x \$50 =	\$0.00
INDEPENDENT CLAIMS	2 - 3 =	0	x \$210 =	\$0.00
<input type="checkbox"/> MULTIPLE DEPENDENT CLAIMS (If applicable)			+ \$370 =	\$0.00
<input type="checkbox"/> LATE FILING OF DECLARATION			+ \$130 =	\$0.00
BASIC FEES				\$0.00
TOTAL OF ABOVE CALCULATIONS				\$0.00
<input type="checkbox"/> REDUCTION BY 50% FOR FILING BY SMALL ENTITY				\$0.00
<input type="checkbox"/> FILING IN NON-ENGLISH LANGUAGE			+ \$130 =	\$0.00
TOTAL				\$0.00

- ☐ Please charge Deposit Account No. 15-0030 in the amount of **\$0.00**  
☐ A check in the amount of **\$0.00** to cover the filing fee is enclosed.  
☐ Online credit card payment is being made to cover the filing fee in the amount of **\$0.00**  
☒ The Director is hereby authorized to charge any additional fees which may be required for the papers being filed herewith and for which no check or credit card payment is enclosed herewith, or credit any overpayment to Deposit Account No. 15-0030.  
☒ If these papers are not considered timely filed by the Patent and Trademark Office, then a petition is hereby made under 37 C.F.R. §1.136, and any additional fees required under 37 C.F.R. §1.136 for any necessary extension of time may be charged to Deposit Account No. 15-0030.

Submitted by: \_\_\_\_\_

Bradley D. Lytle  
Registration No. 40,073

Customer Number

**22850**

Tel. (703) 413-3000  
Fax. (703) 413-2220  
(OSMMN 07/07)

Scott A. McKeown  
Registration No. 42,866

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

<b>PATENT APPLICATION FEE DETERMINATION RECORD</b> Substitute for Form PTO-875					Application or Docket Number <b>11/205,121</b>		Filing Date <b>08/17/2005</b>		<input type="checkbox"/> To be Mailed	
<b>APPLICATION AS FILED – PART I</b>										
(Column 1)			(Column 2)			SMALL ENTITY <input type="checkbox"/> OR		OTHER THAN SMALL ENTITY		
FOR	NUMBER FILED	NUMBER EXTRA	RATE (\$)	FEE (\$)	OR	RATE (\$)	FEE (\$)			
<input type="checkbox"/> BASIC FEE (37 CFR 1.16(a), (b), or (c))	N/A	N/A	N/A			N/A				
<input type="checkbox"/> SEARCH FEE (37 CFR 1.16(k), (l), or (m))	N/A	N/A	N/A			N/A				
<input type="checkbox"/> EXAMINATION FEE (37 CFR 1.16(o), (p), or (q))	N/A	N/A	N/A			N/A				
TOTAL CLAIMS (37 CFR 1.16(i))	minus 20 =	*	X \$	=		X \$	=			
INDEPENDENT CLAIMS (37 CFR 1.16(h))	minus 3 =	*	X \$	=		X \$	=			
<input type="checkbox"/> APPLICATION SIZE FEE (37 CFR 1.16(s))	If the specification and drawings exceed 100 sheets of paper, the application size fee due is \$250 (\$125 for small entity) for each additional 50 sheets or fraction thereof. See 35 U.S.C. 41(a)(1)(G) and 37 CFR 1.16(s).									
<input type="checkbox"/> MULTIPLE DEPENDENT CLAIM PRESENT (37 CFR 1.16(j))										
* If the difference in column 1 is less than zero, enter "0" in column 2.			TOTAL			TOTAL				
<b>APPLICATION AS AMENDED – PART II</b>										
(Column 1)			(Column 2)			SMALL ENTITY OR		OTHER THAN SMALL ENTITY		
AMENDMENT	07/01/2008	CLAIMS REMAINING AFTER AMENDMENT	MINUS	HIGHEST NUMBER PREVIOUSLY PAID FOR	PRESENT EXTRA	RATE (\$)	ADDITIONAL FEE (\$)	OR	RATE (\$)	ADDITIONAL FEE (\$)
	Total (37 CFR 1.16(i))	* 6	Minus	** 20	= 0	X \$	=		X \$50=	0
	Independent (37 CFR 1.16(h))	* 2	Minus	*** 3	= 0	X \$	=		X \$210=	0
<input type="checkbox"/> Application Size Fee (37 CFR 1.16(s))										
<input type="checkbox"/> FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM (37 CFR 1.16(j))										
						TOTAL ADD'L FEE			TOTAL ADD'L FEE	0
(Column 1)			(Column 2)			SMALL ENTITY OR		OTHER THAN SMALL ENTITY		
AMENDMENT		CLAIMS REMAINING AFTER AMENDMENT	MINUS	HIGHEST NUMBER PREVIOUSLY PAID FOR	PRESENT EXTRA	RATE (\$)	ADDITIONAL FEE (\$)	OR	RATE (\$)	ADDITIONAL FEE (\$)
	Total (37 CFR 1.16(i))	*	Minus	**	=	X \$	=		X \$	=
	Independent (37 CFR 1.16(h))	*	Minus	***	=	X \$	=		X \$	=
<input type="checkbox"/> Application Size Fee (37 CFR 1.16(s))										
<input type="checkbox"/> FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM (37 CFR 1.16(j))										
						TOTAL ADD'L FEE			TOTAL ADD'L FEE	
<p>* If the entry in column 1 is less than the entry in column 2, write "0" in column 3.</p> <p>** If the "Highest Number Previously Paid For" IN THIS SPACE is less than 20, enter "20".</p> <p>*** If the "Highest Number Previously Paid For" IN THIS SPACE is less than 3, enter "3".</p> <p>The "Highest Number Previously Paid For" (Total or Independent) is the highest number found in the appropriate box in column 1.</p>										

Legal Instrument Examiner:  
/ADRIENE D. SELLMAN/

This collection of information is required by 37 CFR 1.16. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. **SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.**

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

11/205,121

08/17/2005

Jun Haishima

276900US90

2910

22850

7590

11/04/2008

OBLON, SPIVAK, MCCLELLAND MAIER & NEUSTADT, P.C.  
1940 DUKE STREET  
ALEXANDRIA, VA 22314

EXAMINER

CONTINO, PAUL F

ART UNIT

PAPER NUMBER

2114

NOTIFICATION DATE

DELIVERY MODE

11/04/2008

ELECTRONIC

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

patentdocket@oblon.com  
oblonpat@oblon.com  
jgardner@oblon.com

<b>Office Action Summary</b>	<b>Application No.</b> 11/205,121	<b>Applicant(s)</b> HAISHIMA, JUN	
	<b>Examiner</b> PAUL F. CONTINO	<b>Art Unit</b> 2114	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

#### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

- 1) ☒ Responsive to communication(s) filed on 01 July 2008.
- 2a) ☐ This action is **FINAL**.                      2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

- 4) ☒ Claim(s) 1-6 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-6 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

- 9) ☒ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 17 August 2005 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All    b) ☐ Some \*    c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

- |  |   |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)          | 4) <input type="checkbox"/> Interview Summary (PTO-413)           |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____                                      |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)          | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| Paper No(s)/Mail Date _____  | 6) <input type="checkbox"/> Other: _____                          |



**DETAILED ACTION: Non-final Rejection**

***Response to Arguments***

1. Applicant's arguments, filed July 1, 2008, with respect to the rejection of claims 1-3 have been fully considered and are persuasive. Therefore, the rejection has been withdrawn. However, upon further consideration, a new ground of rejection is made as follows.

***Specification***

2. The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed.

***Claim Rejections - 35 USC § 103***

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

3. Claims 1-3 are rejected under 35 U.S.C. 103(a) as being unpatentable over Chang (U.S. PGPub 2005/0246586) in view of Official Notice.

As in claim 1, Chang teaches an information process device comprising:

a first memory device for storing a boot program executed when the information process device is started to operate (*Fig. 3 #10; paragraph [0002], BIOS*);

a mother board on which the first memory device is provided (*Fig. 3; paragraph [0005], [0007], and [0037], ROM containing BIOS and a motherboard*);

a second memory device for storing an application program, the second memory device being connected to the mother board (*paragraph [0002], hard disk*);

a control device for executing a fault inspection program to inspect whether or not a fault occurs in the second memory device (*paragraph [0002], BIOS contains a testing program*);

wherein the fault inspection program is stored in the first memory device (*paragraph [0002]*); and

wherein the control device executes the fault inspection program when the information process device is started to operate (*paragraph [0002]*).

However, Chang fails to expressly teach of a mother board or a second memory device attached to a mother board. The Examiner takes Official Notice that it would have been obvious to one skilled in the art at the time the invention was made to have included these elements in the invention of Chang. This would have been obvious because it is well known in the art to include a memory device (ROM) on a mother board and to connect a second memory device (hard disk) to the motherboard, resulting in a compact, efficient, and properly working computer system.

As in claim 2, Chang teaches the first memory device is a ROM provided on the mother board (*paragraph [0005]*),

wherein the second memory device is a hard disk which is independent from the mother board (*paragraph [0002]*), and

wherein the control device executes the fault inspection program stored in the ROM to inspect whether or not the fault occurs in the hard disk (*paragraph [0002]*).

As in claim 3, Chang teaches of the information processing device as a machine for general use. However, Chang fails to teach of using the device as a gaming machine for business use. The Examiner takes Official Notice that it would have been obvious to a person skilled in the art at the time the invention was made to utilize the invention of Chang as a gaming machine for business use. This would have been obvious because it is well known in the art to use a computer as a business tool with software included which runs gaming applications as a secondary utilization.

\* \* \*

4. Claims 4-6 are rejected under 35 U.S.C. 103(a) as being unpatentable over Chang in view of Yamato (U.S. Patent No. 6,115,036), further in view of Official Notice.

As in claim 4, Chang teaches of a machine utilizing an information processing device, the information process device comprising:

a first memory device for storing a boot program executed when the information process device is started to operate (*Fig. 3 #10; paragraph [0002], BIOS*);

a mother board on which the first memory device is provided (*Fig. 3; paragraph [0005], [0007], and [0037], ROM containing BIOS and a motherboard*);

a second memory device configured to store an application program, the second memory device being connected to the mother board and electrically rewritable (*paragraph [0002], hard disk*);

a control device for executing a fault inspection program to inspect whether or not a fault occurs in the second memory device (*paragraph [0002], BIOS contains a testing program*);

wherein the fault inspection program is stored in the first memory device (*paragraph [0002]*); and

wherein the control device executes the fault inspection program every time the information process device is started to operate (*paragraph [0002]*); and

wherein when the fault does not occur in the second memory device the application program is started to execute and when the fault occurs in the second memory device an error display is conducted on a display device (*paragraph [0002]*).

However, Chang fails to expressly teach of a gaming machine, a game application program, a mother board or a second memory device attached to a mother board. Yamato teaches of a gaming machine and a game application program (*Fig. 1A; column 26 lines 1-14 [game application program] and 54-57*). It would have been obvious to a person skilled in the art at the time the invention was made to have included the gaming components as taught by

Yamato in the invention of Chang because Chang offers a further level of fault tolerance while booting a computer system using a BIOS in the invention of Yamato.

The Examiner takes Official Notice that it would have been obvious to one skilled in the art at the time the invention was made to have included a mother board and a second memory device in the combined invention of Chang and Yamato. This would have been obvious because it is well known in the art to include a memory device (ROM) on a mother board and to connect a second memory device (hard disk) to the motherboard, resulting in a compact, efficient, and properly working computer system.

As in claim 5, Chang teaches the first memory device is a ROM provided on the mother board (*paragraph [0005]*),

wherein the second memory device is a hard disk which is independent from the mother board (*paragraph [0002]*), and

wherein the control device executes the fault inspection program stored in the ROM to inspect whether or not the fault occurs in the hard disk (*paragraph [0002]*).

As in claim 6, Yamato teaches of a RAM provided on the mother board (*Fig. 2A*);

wherein the game application program is loaded from the hard disk to the RAM and executed by the control device when the fault does not occur in the hard disk (*Chang: paragraph [0002] hard disk; Yamato: column 5 lines 36-37, program from disk 8 to RAM 4*).

*Conclusion*

5. Any inquiry concerning this communication or earlier communications from the examiner should be directed to PAUL F. CONTINO whose telephone number is (571)272-3657. The examiner can normally be reached on Monday-Friday 9:00 am - 6:00 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Scott Baderman can be reached on (571) 272-3644. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Paul F. Contino/  
28 October 2008  
Patent Examiner  
AU 2114

<b>Notice of References Cited</b>	Application/Control No. 11/205,121		Applicant(s)/Patent Under Reexamination HAISHIMA, JUN	
	Examiner PAUL F. CONTINO		Art Unit 2114	Page 1 of 1

#### U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	A	US-2005/0246586	11-2005	Chang, Yen Sheng	714/036
*	B	US-6,115,036	09-2000	Yamato et al.	715/723
	C	US-			
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			


#### FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

#### NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	
	V	
	W	
	X	


\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)  
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

<b><i>Index of Claims</i></b>  	<b>Application/Control No.</b>  11205121	<b>Applicant(s)/Patent Under Reexamination</b>  HAISHIMA, JUN
	<b>Examiner</b>  PAUL F. CONTINO	<b>Art Unit</b>  2114

✓	<b>Rejected</b>	-	<b>Cancelled</b>	N	<b>Non-Elected</b>	A	<b>Appeal</b>
=	<b>Allowed</b>	÷	<b>Restricted</b>	I	<b>Interference</b>	O	<b>Objected</b>

<input type="checkbox"/> Claims renumbered in the same order as presented by applicant				<input type="checkbox"/> CPA		<input type="checkbox"/> T.D.		<input type="checkbox"/> R.1.47	
CLAIM		DATE							
Final	Original	03/25/2008	10/28/2008						
	1	✓	✓						
	2	✓	✓						
	3	✓	✓						
	4		✓						
	5		✓						
	6		✓						



<b>Search Notes</b>  	<b>Application/Control No.</b>  11205121	<b>Applicant(s)/Patent Under Reexamination</b>  HAISHIMA, JUN
	<b>Examiner</b>  PAUL F. CONTINO	<b>Art Unit</b>  2114

SEARCHED			
Class	Subclass	Date	Examiner
714	36	10/28/2008	PFC
710	104	10/28/2008	PFC

SEARCH NOTES		
Search Notes	Date	Examiner
Previous Examiner's prosecution history	10/28/2008	PFC
714/2,3,5 - text search - see included search history	10/28/2008	PFC
Inventor search	10/28/2008	PFC

INTERFERENCE SEARCH			
Class	Subclass	Date	Examiner

--	--

## EAST Search History

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	1592	714/36.ccls. 710/104.ccls.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2008/10/28 17:25
S1	2	"5860122".pn.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2008/10/28 10:32
S2	2	"5971851".pn.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2008/10/28 10:34
S4	1662	714/3,5.ccls.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2008/10/28 14:38
S5	2664	713/2.ccls.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2008/10/28 14:38
S6	4296	S4 S5	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2008/10/28 14:38
S7	309	S6 and (boot\$3 with (rom eprom eeprom)) and ((fault\$3 corrupt \$3 error erroneous fail \$3) with (memory hdd harddrive hard adj (drive disc disk)))	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2008/10/28 14:39

S8	68	S6 and (boot\$3 with (rom eprom eeprom)) same ((fault\$3 corrupt \$3 error erroneous fail \$3) with (memory hdd harddrive hard adj (drive disc disk)))	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2008/10/28 14:40
S9	18	S6 and (boot\$3 with (rom eprom eeprom)) same ((fault\$3 corrupt \$3 error erroneous fail \$3) with (hdd harddrive hard adj (drive disc disk)))	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2008/10/28 14:41
S10	2	(boot\$3 with post with (rom eprom eeprom)) same ((fault\$3 corrupt \$3 error erroneous fail \$3) with (hdd harddrive hard adj (drive disc disk)))	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2008/10/28 14:45
S11	1	(boot\$3 with (test\$3 diagnos \$5) with (rom eprom eeprom)) same ((fault\$3 corrupt \$3 error erroneous fail \$3) with (hdd harddrive hard adj (drive disc disk)))	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2008/10/28 14:45

S12	43	(boot\$3 with (post test\$3 diagnos\$5)) same ((fault\$3 corrupt\$3 error erroneous fail \$3) with (hdd harddrive hard adj (drive disc disk)))	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2008/10/28 14:46
S13	1991	boot\$3 with (gam\$3 videogam\$3)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2008/10/28 15:40
S14	39	S13 with bios	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2008/10/28 15:40

10/28/08 5:32:38 PM

C:\Documents and Settings\pcontino\My Documents\EAST\Workspaces

\11\_205121.wsp



## UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
 United States Patent and Trademark Office  
 Address: COMMISSIONER FOR PATENTS  
 P.O. Box 1450  
 Alexandria, Virginia 22313-1450  
 www.uspto.gov

## BIB DATA SHEET

CONFIRMATION NO. 2910

<b>SERIAL NUMBER</b> 11/205,121	<b>FILING or 371(c) DATE</b> 08/17/2005 <b>RULE</b>	<b>CLASS</b> 714	<b>GROUP ART UNIT</b> 2114	<b>ATTORNEY DOCKET NO.</b> 276900US90		
<b>APPLICANTS</b> Jun Haishima, Tokyo, JAPAN; <b>** CONTINUING DATA *****</b> <b>** FOREIGN APPLICATIONS *****</b> JAPAN 2004-245337 08/25/2004 <b>** IF REQUIRED, FOREIGN FILING LICENSE GRANTED **</b> 09/02/2005						
Foreign Priority claimed <input checked="" type="checkbox"/> Yes <input type="checkbox"/> No 35 USC 119(a-d) conditions met <input checked="" type="checkbox"/> Yes <input type="checkbox"/> No Verified and Acknowledged <u>/PAUL F CONTINO/</u> Examiner's Signature		<input type="checkbox"/> Met after Allowance Initials	<b>STATE OR COUNTRY</b> JAPAN	<b>SHEETS DRAWINGS</b> 3	<b>TOTAL CLAIMS</b> 3	<b>INDEPENDENT CLAIMS</b> 1
<b>ADDRESS</b> OBLON, SPIVAK, MCCLELLAND MAIER & NEUSTADT, P.C. 1940 DUKE STREET ALEXANDRIA, VA 22314 UNITED STATES						
<b>TITLE</b> Information process device						
<b>FILING FEE RECEIVED</b> 1000	FEES: Authority has been given in Paper No. _____ to charge/credit DEPOSIT ACCOUNT No. _____ for following:		<input type="checkbox"/> All Fees <input type="checkbox"/> 1.16 Fees (Filing) <input type="checkbox"/> 1.17 Fees (Processing Ext. of time) <input type="checkbox"/> 1.18 Fees (Issue) <input type="checkbox"/> Other _____ <input type="checkbox"/> Credit			

DOCKET NO: 276900US8

IN THE UNITED STATES PATENT & TRADEMARK OFFICE

IN RE APPLICATION OF :  
JUN HAISHIMA : EXAMINER: P. F. CONTINO  
SERIAL NO: 11/205,121 :  
FILED: AUGUST 17, 2005 : GROUP ART UNIT: 2114  
FOR: GAMING APPARATUS HAVING :  
MEMORY FAULT DETECTION

AMENDMENT

COMMISSIONER FOR PATENTS  
ALEXANDRIA, VIRGINIA 22313

SIR:

In response to the Office Action dated November 4, 2008, please amend the above-identified application as follows:

**Amendments to the Specification** begin on page 2 of this paper.

**Amendments to the Claims** are reflected in the listing of claims which begins on page 3 of this paper.

**Remarks** begin on page 6 of this paper.

IN THE SPECIFICATION

Please delete the title on page 1 and insert therefor the following replacement title as follows:

GAMING APPARATUS HAVING MEMORY FAULT DETECTION

IN THE CLAIMS

Please amend the claims as follows:

Claim 1 (Currently Amended): An information process device comprising:

a first memory device for storing a boot program executed when the information process device is started to operate;

a mother board on which the first memory device is provided;

a second memory device for storing an application program, the second memory device being connected to the mother board;

a control device for executing a fault inspection program to inspect whether or not a fault occurs in the second memory device and the application program stored therein;

wherein the fault inspection program is stored in the first memory device; and

wherein the control device executes the fault inspection program when the information process device is started to operate.

Claim 2 (Original): The information process device according to claim 1, wherein the first memory device is a ROM provided on the mother board,

wherein the second memory device is a hard disk which is independent from the mother board, and

wherein the control device executes the fault inspection program stored in the ROM to inspect whether or not the fault occurs in the hard disk.

Claim 3 (Original): The information process device according to claim 1, wherein the information process device is utilized as a gaming machine for business use.



Claim 4 (Currently Amended): A gaming machine utilizing an information process device, the information process device comprising:

a first memory device configured to store a boot program executed when the information process device is started to operate;

a mother board on which the first memory device is provided;

a second memory device configured to store a game application program, the second memory device being connected to the mother board and electrically rewritable;

a control device configured to execute a fault inspection program to inspect whether or not a fault occurs in the second memory device and the application program stored therein;

wherein the fault inspection program is stored in the first memory device;

wherein the control device executes the fault inspection program every time the information process device is started to operate, and

wherein when the fault does not occur in the second memory device the game application program is started to execute and when the fault occurs in the second memory device an error display is conducted on a display device.

Claim 5 (Previously Presented): The gaming machine according to Claim 4, wherein the first memory device is a ROM provided on the mother board, wherein the second memory device is a hard disk which is independent from the mother board, and

wherein the control device executes the fault inspection program stored in the ROM to inspect whether or not the fault occurs in the hard disk.

Claim 6 (Previously Presented): The gaming machine according to Claim 5, further comprising:

a RAM provided on the mother board;

wherein the game application program is loaded from the hard disk to the RAM and executed by the control device when the fault does not occur in the hard disk.

Claim 7 (New): An information process device comprising:

a first memory device for storing a boot program executed when the information process device is started to operate;

a mother board on which the first memory device is provided;

a second memory device for storing an application program and a BIOS, the second memory device being connected to the mother board;

a control device for executing a fault inspection program to inspect whether or not a fault occurs in the second memory device and the application program stored therein;

wherein the fault inspection program is stored in the first memory device; and

wherein the control device executes the boot program to initialize the BIOS stored in the second memory device before executing the fault inspection program when the information process device is started to operate.

### REMARKS

Favorable reconsideration of this application as presently amended, and in light of the following discussion, is respectfully requested.

After entry of the foregoing amendment, Claims 1-7 remain pending in the present application. Claims 1 and 4 have been amended to include features described at least at page 5 of the specification. New Claim 7 has been added. Support for which is found at least at page 4 of the specification. A new title has been submitted. No new matter has been added.

By way of summary, the Official Action presents the following issues: the title of the invention is objected to as to matters of form; Claims 1-3 stand rejected under 35 U.S.C. § 103 as being unpatentable over Chang (U.S. Patent Publication 2005/0246586) in view of Official Notice; and Claims 4-6 stand rejected under 35 U.S.C. § 103 as being unpatentable over Chang in view of Yamato (U.S. Patent 6,115,036) in further view of Official Notice.

### Objection to the Title

With regard to the objection to the title outlined at paragraph 2 of the Official Action, Applicant submits herewith a new title.

Accordingly, Applicant respectfully requests that the objection to the title be withdrawn.

### Rejection under 35 U.S.C. § 103

The Official Action has rejected Claims 1-3 under 35 U.S.C. § 103 as being unpatentable over Chang. The Official Action contends that Chang describes or suggests all of the Applicant's claimed features, in combination with Official Notice. Applicant respectfully traverses the rejection.

Applicant's amended Claim 1 recites, *inter alia*, an information processing device, including:

a first memory device for storing a boot program executed when the information process device is started to operate;

a mother board on which the first memory device is provided;

a second memory device for storing an application program, the second memory device being connected to the mother board;

a control device for executing a fault inspection program to inspect whether or not a fault occurs in the second memory device and the application program stored therein; ...

Applicant's amended claims require that the control device be configured to execute a fault inspection program which inspects whether or not a fault occurs in a second memory device and an application program stored therein.

As the Official Action has cited the BIOS of Chang as corresponding to the fault detection program, Applicant points out that the BIOS does not perform any analysis of application programs.

Accordingly, Applicant respectfully requests that the rejection of Claims 1-3 under 35 U.S.C. § 103 be withdrawn.

The Official Action has rejected Claims 4-6 under 35 U.S.C. § 103 as being unpatentable over Chang and Yamato, in view of Official Notice. Applicant respectfully traverses the rejection.

As noted above, Chang does not provide all of the features of the Applicant's amended claims for which it has been cited. Likewise, as Yamato nor Official Notice is relied upon for such features, nor do they provide such features, Applicant respectfully submits that a *prima facie* case of obviousness has not been presented.

Accordingly, Applicant respectfully requests that the rejection of Claims 4-6 under 35 U.S.C. § 103 be withdrawn.

NEW CLAIM

New Claim 7 has been added to clarify that a BIOS is included in the claim device and provides functionality which is separate with respect to the fault inspection program. Claim 7 is allowable over the art of record at least for the reasons discussed above.

CONCLUSION

Consequently, in view of the foregoing amendment and remarks, it is respectfully submitted that the present application, including Claims 1-6, is patentably distinguished over the prior art, in condition for allowance, and such action is respectfully requested at an early date.

Respectfully submitted,  
OBLON, SPIVAK, McCLELLAND,  
MAIER & NEUSTADT, P.C.



Bradley D. Lytle  
Attorney of Record  
Registration No. 40,073

Customer Number  
**22850**

Tel: (703) 413-3000  
Fax: (703) 413 -2220  
(OSMMN 08/07)

Scott A. McKeown  
Registration No. 42,866

I:\ATTY\SAM\PROSECUTION WORK\276900\276900US-AM DUE 02-04-09.DOC

## Electronic Acknowledgement Receipt

<b>EFS ID:</b>	4711208
<b>Application Number:</b>	11205121
<b>International Application Number:</b>	
<b>Confirmation Number:</b>	2910
<b>Title of Invention:</b>	Information process device
<b>First Named Inventor/Applicant Name:</b>	Jun Haishima
<b>Customer Number:</b>	22850
<b>Filer:</b>	Marvin Jay Spivak/Corrine Cunningham
<b>Filer Authorized By:</b>	Marvin Jay Spivak
<b>Attorney Docket Number:</b>	276900US90
<b>Receipt Date:</b>	30-JAN-2009
<b>Filing Date:</b>	17-AUG-2005
<b>Time Stamp:</b>	17:41:01
<b>Application Type:</b>	Utility under 35 USC 111(a)

### Payment information:

Submitted with Payment	no
------------------------	----

### File Listing:

Document Number	Document Description	File Name	File Size(Bytes)/ Message Digest	Multi Part /.zip	Pages (if appl.)
1		276900USamendment.pdf	252977 4f937d582cb159f9ff510c0835f2c8c6c47984a4	yes	9

	Multipart Description/PDF files in .zip description		
	Document Description	Start	End
	Miscellaneous Incoming Letter	1	1
	Amendment/Req. Reconsideration-After Non-Final Reject	2	2
	Specification	3	3
	Claims	4	6
	Applicant Arguments/Remarks Made in an Amendment	7	9

**Warnings:**

**Information:**

<b>Total Files Size (in bytes):</b>	252977
-------------------------------------	--------

**This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503.**

**New Applications Under 35 U.S.C. 111**

**If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.**

**National Stage of an International Application under 35 U.S.C. 371**

**If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.**

**New International Application Filed with the USPTO as a Receiving Office**

**If a new international application is being filed and the international application includes the necessary components for an international filing date (see PCT Article 11 and MPEP 1810), a Notification of the International Application Number and of the International Filing Date (Form PCT/RO/105) will be issued in due course, subject to prescriptions concerning national security, and the date shown on this Acknowledgement Receipt will establish the international filing date of the application.**

Docket No. 276900US8

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

INVENTOR(S) Jun HAISHIMA

SERIAL NO: 11/205,121

ART UNIT: 2114

FILING DATE: August 17, 2005

EXAMINER: P. F. CONTINO

FOR: GAMING APPARATUS HAVING MEMORY FAULT DETECTION

**FEE TRANSMITTAL**

- ☒ No additional fee is required  
☐ Small entity status of this application under 37 C.F.R. §1.9 and §1.27 is claimed.

The Fee has been calculated as shown below:

FOR	NUMBER FILED	NUMBER EXTRA	RATE	CALCULATIONS
TOTAL CLAIMS	7 - 20 =	0	x \$52 =	\$0.00
INDEPENDENT CLAIMS	3 - 3 =	0	x \$220 =	\$0.00
<input type="checkbox"/> MULTIPLE DEPENDENT CLAIMS (If applicable)			+ \$390 =	\$0.00
<input type="checkbox"/> LATE FILING OF DECLARATION			+ \$130 =	\$0.00
BASIC FEES				\$0.00
TOTAL OF ABOVE CALCULATIONS				\$0.00
<input type="checkbox"/> REDUCTION BY 50% FOR FILING BY SMALL ENTITY				\$0.00
<input type="checkbox"/> FILING IN NON-ENGLISH LANGUAGE			+ \$130 =	\$0.00
TOTAL				\$0.00

- ☐ Please charge Deposit Account No. **15-0030** in the amount of \_\_\_\_\_
- ☐ Credit card payment is being made online (if electronically filed), or is attached hereto (if paper filed), in the amount of \_\_\_\_\_
- ☒ The Director is hereby authorized to charge any additional fees which may be required for the papers being filed herewith and for which no payment is enclosed herewith, or credit any overpayment to Deposit Account No. **15-0030**.
- ☒ If these papers are not considered timely filed by the Patent and Trademark Office, then a petition is hereby made under 37 C.F.R. §1.136, and any additional fees required under 37 C.F.R. §1.136 for any necessary extension of time may be charged to Deposit Account No. 15-0030.

Submitted by: \_\_\_\_\_

Bradley D. Lytle  
Registration No. 40,073

Customer Number

**22850**

Tel. (703) 413-3000  
Fax. (703) 413-2220  
(OSMMN 10/08)

Scott A. McKeown  
Registration No. 42,866



Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

<b>PATENT APPLICATION FEE DETERMINATION RECORD</b> Substitute for Form PTO-875					Application or Docket Number <b>11/205,121</b>		Filing Date <b>08/17/2005</b>		<input type="checkbox"/> To be Mailed	
<b>APPLICATION AS FILED – PART I</b>										
(Column 1)			(Column 2)		SMALL ENTITY <input type="checkbox"/> OR		OTHER THAN SMALL ENTITY			
FOR	NUMBER FILED	NUMBER EXTRA	RATE (\$)	FEE (\$)	OR	RATE (\$)	FEE (\$)			
<input type="checkbox"/> BASIC FEE (37 CFR 1.16(a), (b), or (c))	N/A	N/A	N/A			N/A				
<input type="checkbox"/> SEARCH FEE (37 CFR 1.16(k), (l), or (m))	N/A	N/A	N/A			N/A				
<input type="checkbox"/> EXAMINATION FEE (37 CFR 1.16(o), (p), or (q))	N/A	N/A	N/A			N/A				
TOTAL CLAIMS (37 CFR 1.16(i))	minus 20 =	*	X \$	=		X \$	=			
INDEPENDENT CLAIMS (37 CFR 1.16(h))	minus 3 =	*	X \$	=		X \$	=			
<input type="checkbox"/> APPLICATION SIZE FEE (37 CFR 1.16(s))	If the specification and drawings exceed 100 sheets of paper, the application size fee due is \$250 (\$125 for small entity) for each additional 50 sheets or fraction thereof. See 35 U.S.C. 41(a)(1)(G) and 37 CFR 1.16(s).									
<input type="checkbox"/> MULTIPLE DEPENDENT CLAIM PRESENT (37 CFR 1.16(j))										
* If the difference in column 1 is less than zero, enter "0" in column 2.			TOTAL			TOTAL				
<b>APPLICATION AS AMENDED – PART II</b>										
(Column 1)			(Column 2)		(Column 3)		SMALL ENTITY OR		OTHER THAN SMALL ENTITY	
<b>AMENDMENT</b>	<b>01/30/2009</b>	CLAIMS REMAINING AFTER AMENDMENT	HIGHEST NUMBER PREVIOUSLY PAID FOR	PRESENT EXTRA	RATE (\$)	ADDITIONAL FEE (\$)	OR	RATE (\$)	ADDITIONAL FEE (\$)	
	Total (37 CFR 1.16(i))	* 7	Minus	** 20	= 0	X \$	=	OR	X \$52=	0
	Independent (37 CFR 1.16(h))	* 3	Minus	*** 3	= 0	X \$	=	OR	X \$220=	0
	<input type="checkbox"/> Application Size Fee (37 CFR 1.16(s))									
	<input type="checkbox"/> FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM (37 CFR 1.16(j))									
					TOTAL ADD'L FEE			OR	TOTAL ADD'L FEE	0
<b>AMENDMENT</b>	Total (37 CFR 1.16(i))	*	Minus	**	=	X \$	=	OR	X \$	=
	Independent (37 CFR 1.16(h))	*	Minus	***	=	X \$	=	OR	X \$	=
	<input type="checkbox"/> Application Size Fee (37 CFR 1.16(s))									
	<input type="checkbox"/> FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM (37 CFR 1.16(j))									
					TOTAL ADD'L FEE			OR	TOTAL ADD'L FEE	
<p>* If the entry in column 1 is less than the entry in column 2, write "0" in column 3.</p> <p>** If the "Highest Number Previously Paid For" IN THIS SPACE is less than 20, enter "20".</p> <p>*** If the "Highest Number Previously Paid For" IN THIS SPACE is less than 3, enter "3".</p> <p>The "Highest Number Previously Paid For" (Total or Independent) is the highest number found in the appropriate box in column 1.</p>										

Legal Instrument Examiner:  
/Fennell A. Pearlle/

This collection of information is required by 37 CFR 1.16. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. **SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.**

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
11/205,121	08/17/2005	Jun Haishima	276900US90	2910
22850 7590 04/30/2009 OBLON, SPIVAK, MCCLELLAND MAIER & NEUSTADT, P.C. 1940 DUKE STREET ALEXANDRIA, VA 22314			EXAMINER CONTINO, PAUL F	
			ART UNIT 2114	PAPER NUMBER
			NOTIFICATION DATE 04/30/2009	DELIVERY MODE ELECTRONIC

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

patentdocket@oblon.com  
oblonpat@oblon.com  
jgardner@oblon.com

<b>Office Action Summary</b>	<b>Application No.</b> 11/205,121	<b>Applicant(s)</b> HAISHIMA, JUN	
	<b>Examiner</b> PAUL F. CONTINO	<b>Art Unit</b> 2114	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

### Status

- 1) ☒ Responsive to communication(s) filed on 30 January 2009.
- 2a) ☒ This action is **FINAL**.                      2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

### Disposition of Claims

- 4) ☒ Claim(s) 1-7 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-7 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

### Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All    b) ☐ Some \*    c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

### Attachment(s)

- |  |   |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)          | 4) <input type="checkbox"/> Interview Summary (PTO-413)           |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____                                      |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)          | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| Paper No(s)/Mail Date _____  | 6) <input type="checkbox"/> Other: _____                          |

**DETAILED ACTION: Final Rejection**

*Response to Arguments*

1. Applicant's arguments with respect to claims 1-6 have been considered but are moot in view of the new grounds of rejection.

*Claim Rejections - 35 USC § 103*

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

2. Claims 1-2 are rejected under 35 U.S.C. 103(a) as being unpatentable over Bizzarri (U.S. Patent No. 5,732,268) in view of Alexander (U.S. Patent No. 6,393,559).

As in claim 1, Bizzarri teaches of an information process device (*Fig. 1 #11*) comprising:  
a first memory device for storing a boot program executed when the information process device is started to operate (*column 5 lines 9-20, E-BIOS 17 boot program inherently stored in a first memory device*);

a second memory device for storing an application program (*column 5 lines 35-36, application program code on a hard disk*);

a control device for executing a fault inspection program to inspect whether or not a fault occurs in the second memory device and the application program stored therein (*column 6 lines 6-11*);

wherein the fault inspection program is stored in the first memory device (*column 5 lines 9-20 and column 6 lines 6-11, E-BIOS*); and

wherein the control device executes the fault inspection program when the information process device is started to operate (*column 5 lines 9-20 and column 6 lines 6-11, fault inspection upon booting of information processing device 11*).

However, Bizzarri fails to expressly teach of a mother board or a second memory device connected to a mother board. Alexander teaches of a motherboard with a connected second memory device (*Fig. 2 #s18,26,28; column 2 lines 58-68, hard drive 26, disk drive 28, and BIOS memory 18*).

It would have been obvious to a person skilled in the art at the time the invention was made to have included the motherboard and memory connection as taught by Alexander in the invention of Bizzarri. This would have been obvious because the computer layout as taught by Alexander is well-known to those skilled in the art as a conventional means of laying out a computer system (*column 2 lines 61-63*).

As in claim 2, the combined invention of Bizzarri and Alexander teaches the first memory device is a ROM provided on the mother board (*Bizzarri: column 3 lines 66-67; Alexander: Fig. 2 #18, column 2 lines 64-68*),

wherein the second memory device is a hard disk which is independent from the mother board (*Alexander: Fig. 2 #26; column 2 line 58*), and

wherein the control device executes the fault inspection program stored in the ROM to inspect whether or not the fault occurs in the hard disk (*Bizzarri: column 5 lines 30-42 and column 6 lines 5-13*).

\* \* \*

3. Claims 3-6 are rejected under 35 U.S.C. 103(a) as being unpatentable over Bizzarri in view of Alexander, further in view of Yamato (U.S. Patent No. 6,115,036).

As in claim 3, the combined invention of Bizzarri and Alexander teaches of an information processing device. However, the combined invention of Bizzarri and Alexander fails to teach of a gaming machine. Yamato teaches of a gaming machine for business use (*abstract, game fabrication system*).

It would have been obvious to a person skilled in the art at the time the invention was made to have included the gaming components as taught by Yamato in the combined invention of Bizzarri and Alexander because the combined invention of Bizzarri and Alexander offers a

further level of fault tolerance while booting a computer system using a BIOS in the invention of Yamato.

As in claim 4, Bizzarri teaches of a machine utilizing an information processing device (*Fig. 1 #11*), the information process device comprising:

a first memory device for storing a boot program executed when the information process device is started to operate (*column 5 lines 9-20, E-BIOS 17 boot program inherently stored in a first memory device*);

a second memory device configured to store an application program (*column 5 lines 35-36, application program code on a hard disk*);

a control device for executing a fault inspection program to inspect whether or not a fault occurs in the second memory device and the application program stored therein (*column 6 lines 6-11*);

wherein the fault inspection program is stored in the first memory device (*column 5 lines 9-20 and column 6 lines 6-11, E-BIOS*); and

wherein the control device executes the fault inspection program every time the information process device is started to operate (*column 5 lines 9-20 and column 6 lines 6-11, fault inspection upon booting of information processing device 11*); and

wherein when the fault does not occur in the second memory device the application program is started to execute and when the fault occurs in the second memory device an error display is conducted on a display device (*column 6 lines 10-14, normal application program loading; column 6 lines 50-53, on-screen message upon failure*).

However, Bizzarri fails to expressly teach of a gaming machine, a game application program, a mother board or a second memory device connected to a mother board. Alexander teaches of a motherboard with a connected second memory device (*Fig. 2 #s18,26,28; column 2 lines 58-68, hard drive 26, disk drive 28, and BIOS memory 18*). Yamato teaches of a gaming machine and a game application program (*Fig. 1A; column 26 lines 1-14 [game application program] and 54-57*).

It would have been obvious to a person skilled in the art at the time the invention was made to have included the motherboard and memory connection as taught by Alexander in the invention of Bizzarri. This would have been obvious because the computer layout as taught by Alexander is well-known to those skilled in the art as a conventional means of laying out a computer system (*column 2 lines 61-63*).

It would have been obvious to a person skilled in the art at the time the invention was made to have included the gaming components as taught by Yamato in the combined invention of Bizzarri and Alexander because the combined invention of Bizzarri and Alexander offers a further level of fault tolerance while booting a computer system using a BIOS in the invention of Yamato.

As in claim 5, the combined invention of Bizzarri and Alexander teaches the first memory device is a ROM provided on the mother board (*Bizzarri: column 3 lines 66-67; Alexander: Fig. 2 #18, column 2 lines 64-68*),

wherein the second memory device is a hard disk which is independent from the mother board (*Alexander: Fig. 2 #26; column 2 line 58*), and



wherein the control device executes the fault inspection program stored in the ROM to inspect whether or not the fault occurs in the hard disk (*Bizzarri: column 5 lines 30-42 and column 6 lines 5-13*).

As in claim 6, Yamato teaches of a RAM provided on the mother board (*Fig. 2A*);

wherein the game application program is loaded from the hard disk to the RAM and executed by the control device when the fault does not occur in the hard disk (*Chang: paragraph [0002] hard disk; Yamoto: column 5 lines 36-37, program from disk 8 to RAM 4*).

\* \* \*

4. Claim 7 is rejected under 35 U.S.C. 103(a) as being unpatentable over Bizzarri in view of Alexander, further in view of Krau (U.S. Patent No. 5,864,698).

As in claim 7, Bizzarri teaches of an information process device (*Fig. 1 #11*) comprising:

a first memory device for storing a boot program executed when the information process device is started to operate (*column 5 lines 9-20, E-BIOS 17 boot program inherently stored in a first memory device*);

a second memory device for storing an application program (*column 5 lines 35-36, application program code on a hard disk*);

a control device for executing a fault inspection program to inspect whether or not a fault occurs in the second memory device and the application program stored therein (*column 6 lines 6-11*);

wherein the fault inspection program is stored in the first memory device (*column 5 lines 9-20 and column 6 lines 6-11, E-BIOS*); and

wherein the control device executes the fault inspection program when the information process device is started to operate (*column 5 lines 9-20 and column 6 lines 6-11, fault inspection upon booting of information processing device 11*).

However, Bizzarri fails to expressly teach of a mother board or a second memory device connected to a mother board, or execution of a BIOS on a second memory device. Alexander teaches of a motherboard with a connected second memory device (*Fig. 2 #s18,26,28; column 2 lines 58-68, hard drive 26, disk drive 28, and BIOS memory 18*). Krau teaches of a BIOS initialized on a second memory device upon execution of a boot program (*column 1 lines 55-62, balance of BIOS on second memory hard disk*).

It would have been obvious to a person skilled in the art at the time the invention was made to have included the motherboard and memory connection as taught by Alexander in the invention of Bizzarri. This would have been obvious because the computer layout as taught by Alexander is well-known to those skilled in the art as a conventional means of laying out a computer system (*column 2 lines 61-63*).

It would have been obvious to a person skilled in the art at the time the invention was made to have included the BIOS layout as taught by Krau in the combined invention of Bizzarri and Alexander. This would have been obvious because Krau teaches of storing portions of a

Art Unit: 2114

BIOS in both a ROM and a hard disk in order to reduce the space available for applications (*column 1 lines 55-66*), which, when coupled with the BIOS execution as taught by Bizzarri, would execute the BIOS before fault inspection.

### *Conclusion*

5. Applicant's amendment necessitated the new grounds of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

6. Any inquiry concerning this communication or earlier communications from the examiner should be directed to PAUL F. CONTINO whose telephone number is (571) 272-3657. The examiner can normally be reached on Monday-Friday 9:00 am - 6:00 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Scott Baderman can be reached on (571) 272-3644. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Scott T Baderman/  
Supervisory Patent Examiner, Art Unit 2114

PFC  
20 April 2009

<b>Notice of References Cited</b>	Application/Control No. 11/205,121		Applicant(s)/Patent Under Reexamination HAISHIMA, JUN	
	Examiner PAUL F. CONTINO		Art Unit 2114	Page 1 of 1

#### U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	A	US-5,732,268	03-1998	Bizzarri, Maurice W.	713/2
*	B	US-5,864,698	01-1999	Krau et al.	713/2
*	C	US-6,393,559	05-2002	Alexander, Marc D.	713/2
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			


#### FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

#### NON-PATENT DOCUMENTS


*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	
	V	
	W	
	X	

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)  
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

<b><i>Index of Claims</i></b>  	<b>Application/Control No.</b>  11205121	<b>Applicant(s)/Patent Under Reexamination</b>  HAISHIMA, JUN
	<b>Examiner</b>  PAUL F. CONTINO	<b>Art Unit</b>  2114

✓	<b>Rejected</b>	-	<b>Cancelled</b>	N	<b>Non-Elected</b>	A	<b>Appeal</b>
=	<b>Allowed</b>	÷	<b>Restricted</b>	I	<b>Interference</b>	O	<b>Objected</b>

<input type="checkbox"/> Claims renumbered in the same order as presented by applicant					<input type="checkbox"/> CPA		<input type="checkbox"/> T.D.		<input type="checkbox"/> R.1.47	
CLAIM		DATE								
Final	Original	03/25/2008	10/28/2008	04/20/2009						
	1	✓	✓	✓						
	2	✓	✓	✓						
	3	✓	✓	✓						
	4		✓	✓						
	5		✓	✓						
	6		✓	✓						
	7			✓						

<b>Search Notes</b>  	<b>Application/Control No.</b>  11205121	<b>Applicant(s)/Patent Under Reexamination</b>  HAISHIMA, JUN
	<b>Examiner</b>  PAUL F. CONTINO	<b>Art Unit</b>  2114

SEARCHED			
Class	Subclass	Date	Examiner
714	36	10/28/2008	PFC
710	104	10/28/2008	PFC

SEARCH NOTES		
Search Notes	Date	Examiner
Previous Examiner's prosecution history	10/28/2008	PFC
714/2,3,5 - text search - see included search history	10/28/2008	PFC
Inventor search	10/28/2008	PFC
SEARCHED subclasses updated	4/16/2009	PFC

INTERFERENCE SEARCH			
Class	Subclass	Date	Examiner

--	--

**EAST Search History**

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
S20	105	(bios) with (hard adj (disk disc drive) harddisk harddrive harddisc) with (fault\$3 corrupt\$4 error erroneous fail \$3)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2009/04/16 10:11
S19	259	(bios) with (hard adj (disk disc drive) harddisk harddrive harddisc) same (fault\$3 corrupt\$4 error erroneous fail \$3)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2009/04/16 10:10
S18	1669	714/36.ccls. 710/104.ccls.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2009/04/16 10:04
S17	2916	713/2.ccls.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2009/04/16 10:04
S16	319	714/27.ccls.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2009/04/16 10:03

**4/ 20/ 09 10:52:59 AM****C:\ Documents and Settings\ pcontino\ My Documents\ EAST\ Workspaces**

IPR2020-01288



\ 11\_205121.wsp



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
11/205,121	08/17/2005	Jun Haishima	276900US90	2910
22850	7590	07/21/2009		
OBLON, SPIVAK, MCCLELLAND MAIER & NEUSTADT, P.C. 1940 DUKE STREET ALEXANDRIA, VA 22314			EXAMINER CONTINO, PAUL F	
			ART UNIT 2114	PAPER NUMBER
			NOTIFICATION DATE 07/21/2009	DELIVERY MODE ELECTRONIC

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

patentdocket@oblon.com  
oblonpat@oblon.com  
jgardner@oblon.com

<b>Interview Summary</b>	<b>Application No.</b> 11/205,121	<b>Applicant(s)</b> HAISHIMA, JUN	
	<b>Examiner</b> PAUL F. CONTINO	<b>Art Unit</b> 2114	

All participants (applicant, applicant's representative, PTO personnel):

(1) Paul F. Contino (Examiner). (3) \_\_\_\_.

(2) Derek P. Benke (Attorney). (4) \_\_\_\_.

Date of Interview: 16 July 2009.

Type: a) ☐ Telephonic b) ☐ Video Conference  
c) ☒ Personal [copy given to: 1) ☐ applicant 2) ☒ applicant's representative]

Exhibit shown or demonstration conducted: d) ☐ Yes e) ☒ No.  
If Yes, brief description: \_\_\_\_.

Claim(s) discussed: All.

Identification of prior art discussed: Bizarri (U.S. Patent 5,732,268).

Agreement with respect to the claims f) ☐ was reached. g) ☐ was not reached. h) ☒ N/A.

Substance of Interview including description of the general nature of what was agreed to if an agreement was reached, or any other comments: The Examiner and the Applicant discussed the 103 rejection and applied prior art references. No agreement was reached with respect to the claims.

(A fuller description, if necessary, and a copy of the amendments which the examiner agreed would render the claims allowable, if available, must be attached. Also, where no copy of the amendments that would render the claims allowable is available, a summary thereof must be attached.)

THE FORMAL WRITTEN REPLY TO THE LAST OFFICE ACTION MUST INCLUDE THE SUBSTANCE OF THE INTERVIEW. (See MPEP Section 713.04). If a reply to the last Office action has already been filed, APPLICANT IS GIVEN A NON-EXTENDABLE PERIOD OF THE LONGER OF ONE MONTH OR THIRTY DAYS FROM THIS INTERVIEW DATE, OR THE MAILING DATE OF THIS INTERVIEW SUMMARY FORM, WHICHEVER IS LATER, TO FILE A STATEMENT OF THE SUBSTANCE OF THE INTERVIEW. See Summary of Record of Interview requirements on reverse side or on attached sheet.

/Paul F. Contino/ Patent Examiner	16 July 2009
--------------------------------------	--------------

DOCKET NO: 276900US8

IN THE UNITED STATES PATENT & TRADEMARK OFFICE

IN RE APPLICATION OF :  
JUN HAISHIMA : EXAMINER: CONTINO, P.  
SERIAL NO: 11/205,121 :  
FILED: AUGUST 17, 2005 : GROUP ART UNIT: 2114  
FOR: INFORMATION PROCESS DEVICE :

AMENDMENT UNDER 37 C.F.R. §1.116

COMMISSIONER FOR PATENTS  
ALEXANDRIA, VIRGINIA 22313

SIR:

In response to the Office Action dated April 30, 2009, please amend the above-identified application as follows:

**Amendments to the Claims** are reflected in the listing of claims which begins on page 2 of this paper.

**Remarks/Arguments** begin on page 6 of this paper.

IN THE CLAIMS

Please amend the claims as follows:

Claim 1 (Currently Amended): [[An]] A gaming device configured to execute a game, the gaming information process device comprising:

a first memory device for storing a boot program executed when the gaming information process device is started to operate;

a mother board on which the first memory device is provided;

a second memory device for storing [[an]] a game application program for the game, the second memory device being connected to the mother board; and

a control device for executing a fault inspection program for the gaming device to inspect whether or not a fault occurs in the second memory device and the game application program stored therein,

wherein the fault inspection program is stored in the first memory device~~[[;]]~~, and the control device executes the fault inspection program when the gaming device is started to operate and completes the execution of the fault inspection program before the game is started.

Claim 2 (Currently Amended): The gaming information process device according to claim 1, wherein the first memory device is a ROM provided on the mother board,

wherein the second memory device is a hard disk which is independent from the mother board, and

wherein the control device executes the fault inspection program stored in the ROM to inspect whether or not the fault occurs in the hard disk.

Claim 3 (Currently Amended): The ~~information process~~ gaming device according to claim 1, wherein the ~~information process device is utilized as a gaming machine~~ is configured for business use.

Claim 4 (Currently Amended): A gaming ~~machine utilizing an information process~~ device configured to execute a game, the ~~information process~~ gaming device comprising:

a first memory device configured to store a boot program executed when the information process device of the gaming machine is started to operate;

a mother board on which the first memory device is provided;

a second memory device configured to store a game application program, the second memory device being connected to the mother board and electrically rewritable;

a control device configured to execute a fault inspection program to inspect whether or not a fault occurs in the second memory device and the game application program stored therein;

wherein the fault inspection program is stored in the first memory device~~[[;]], and~~ and ~~wherein~~ the control device executes the fault inspection program every time the information process device is started to operate and completes the execution of the fault inspection program before the game is started, and

wherein when the fault does not occur in the second memory device the game application program is started to execute and when the fault occurs in the second memory device an error is displayed ~~display is conducted~~ on a display device located on the exterior of the gaming machine.

Claim 5 (Currently Amended): The gaming device ~~machine~~ according to Claim 4, wherein the first memory device is a ROM provided on the mother board,

wherein the second memory device is a hard disk which is independent from the mother board, and

wherein the control device executes the fault inspection program stored in the ROM to inspect whether or not the fault occurs in the hard disk.

Claim 6 (Currently Amended): The gaming device ~~machine~~ according to Claim 5, further comprising:

a RAM provided on the mother board;

wherein the game application program is loaded from the hard disk to the RAM and executed by the control device when the fault does not occur in the hard disk.

Claim 7 (Currently Amended): ~~[[An]]~~ A gaming device configured to execute a game, the gaming information process device comprising:

a first memory device for storing a boot program executed when the gaming information process device is started to operate;

a mother board on which the first memory device is provided;

a second memory device for storing ~~[[an]]~~ a game application program for the game and a BIOS, the second memory device being connected to the mother board; and

a control device for executing a fault inspection program for the gaming device to inspect whether or not a fault occurs in the second memory device and the game application program stored therein;

wherein the fault inspection program is stored in the first memory device, ~~[[;]]~~ and ~~wherein~~ the control device executes the boot program to initialize the BIOS stored in the second memory device before executing the fault inspection program when the ~~information~~

process gaming device is started to operate, and completes the execution of the fault inspection program before the game is started.

Claim 8 (New): The gaming device according to claim 1, wherein the first memory device and the mother board are located in the information process device.

Claim 9 (New): The gaming device according to claim 1, wherein the second memory device is a flash memory.

Claim 10 (New): The gaming device according to Claim 4, wherein the display device is a liquid crystal display.



REMARKS

Favorable reconsideration of this application as presently amended, and in light of the following discussion, is respectfully requested.

Claims 1-10 are pending in this application, Claims 8-10 having been added; and Claims 1-7 having been currently amended. Amended Claims 1-7 and new Claims 8-10 find non-limiting support in the disclosure as originally filed, for example at page 6, lines 1-11 and 27-30, and Fig. 1. No new matter has been added.

In the outstanding Office Action, Claims 1 and 2 were rejected under 35 U.S.C. §103(a) as unpatentable over Bizzari (U.S. Patent No. 5,732,268) in view of Alexander (U.S. Patent No. 6,393,559); Claims 3-6 were rejected under 35 U.S.C. §103(a) as unpatentable over Bizzari in view of Alexander and Yamamoto (U.S. Patent No. 6,115,036); and Claim 7 was rejected under 35 U.S.C. §103(a) as unpatentable over Bizzari in view of Alexander and Krau (U.S. Patent No. 5,864,698).

Applicant acknowledges with appreciation the courtesy of Examiner Contino in granting an interview in this case with Applicant's representative on July 16, 2009, during which time the issues in the outstanding Office Action were discussed as substantially summarized hereinafter and also on the Interview Summary Sheet. No agreement was reached during the interview pending a formal response to the outstanding Office Action.

In response to the rejections under 35 U.S.C. §103(a), Applicant respectfully submits that amended independent Claim 1 recites novel features clearly not taught or rendered obvious by the applied references.

Independent Claim 1 is directed to a gaming device including, *inter alia*:

... a first memory device for storing a boot program  
executed when the gaming device is started to operate;

a mother board on which the first memory device is  
provided;

a second memory device for storing a game application program for the game, the second memory device being connected to the mother board; and

a control device for executing a fault inspection program for the gaming device to inspect whether or not a fault occurs in the second memory device and the game application program stored therein,

wherein the fault inspection program is stored in the first memory device, and the control device executes the fault inspection program when the gaming device is started to operate and completes the execution of the fault inspection program before the game is started.

Page 3 of the outstanding Office Action asserts that column 5, lines 35-36 of Bizzari describes a “second memory device for storing an application program, the second memory device being connected to the mother board,” as recited in Applicant’s Claim 1. Column 5, lines 29-42 of Bizzari states:

There are a number of possible reasons why an E-BIOS PC might fail to boot. Perhaps chief among these, without regard to importance, are (1) a physical failure of the boot drive, (2) code corruption in the boot sector of the boot drive, (3) corruption of the file allocation table (FAT), (4) BIOS setup corrupted (usually in real-time clock, and often called CMOS), and (5) a virus infection affecting code and/or data in CMOS or on a hard disk. In case (1) the necessary correction cannot be made from the remote location, and it is necessary to send a technician to the failed computer to physically repair or change out the offending drive. In the cases of (2), (3), (4), and (5) diagnosis and repair can be made by methods of the present invention.

Thus, the above portion of Bizzari merely describes possible reasons for why an E-BIOS PC might fail to boot, and describes that a virus infection affecting code and/or data on a hard disk could be a possible reason for failure. However, Bizzari does not describe that the hard disk stores a game application program and that the hard disk is connected to a mother board. Bizzari merely describes that the hard disk contains code and/or data, but does not describe that the code or data is an application program for a game.

In addition, pages 2 and 3 of the outstanding Office Action assert that the E-BIOS in Bizzari is equivalent to both of Applicant's claimed fault inspection program and boot program. However, in Applicant's Claim 1, the boot program and the fault inspection program are distinct. Further, Bizzari fails to suggest "a control device for executing a fault inspection program for the gaming device to inspect whether or not a fault occurs in the second memory device and the game application program stored therein," as recited in Claim 1. As described above, Bizzari does not describe a game application program stored in the hard disk of Bizzari. In addition, Bizzari merely describes that there are a number of possible reasons why the E-BIOS might fail to boot, but does not describe a device which executes a fault inspection program to inspect whether or not a fault occurs in the hard disk and a game application program stored in the hard disk.

Turning now to Yamamoto, Yamamoto is directed to a videographics/video game fabricating system including a multiprocessor based game processor console. Column 26, lines 6-14 of Yamamoto states:

The main CPU 228 executes various utility programs, operating system, peripheral driver programs, and BIOS and IPL software. The utility software operated by the main CPU 228 includes game editing tools, network software, word processing software, disk management software, etc.

However, Yamamoto also fails to teach or suggest "a second memory device for storing a ***game application program*** for the game, the second memory device being connected to the mother board; and a control device for executing ***a fault inspection program for the gaming device to inspect whether or not a fault occurs in the second memory device and the game application program*** stored therein." Lastly, Applicant respectfully submits that Yamamoto does not describe that a "control device executes the fault inspection program when the gaming device is started to operate and completes the execution of the fault inspection program ***before the game is started***," as recited in Claim 1.

Accordingly, Applicant respectfully submits that independent Claim 1 (and all claims depending thereon) patentably distinguishes over Bizzari in view of Yamamoto. Further, Applicant submits that Alexander and Krau fail to cure any of the above-noted deficiencies of Bizzari and Yamamoto.

Independent Claim 4 recites that “the control device executes the fault inspection program every time the information process device is started to operate and completes the execution of the fault inspection program before the game is started,” and is believed to be patentable for at least the reasons discussed above. Accordingly, Applicant respectfully submits that independent Claim 4 (and all claims depending thereon) patentably distinguishes over the above cited references.

Independent Claim 7 recites that “the control device executes the boot program to initialize the BIOS stored in the second memory device before executing the fault inspection program when the gaming device is started to operate, and completes the execution of the fault inspection program before the game is started,” and is also believed to be patentable for at least the reasons discussed above.

Accordingly, Applicant respectfully requests that the rejections under 35 U.S.C. §103 be withdrawn.

Consequently, in view of the present amendment, and in light of the above discussion, the pending claims as presented herewith are believed to be in condition for formal allowance, and an early and favorable action to that effect is respectfully requested.

Respectfully submitted,

OBLON, SPIVAK, McCLELLAND,  
MAIER & NEUSTADT, P.C.



---

Bradley D. Lytle  
Attorney of Record  
Registration No. 40,073

Customer Number

**22850**

Tel: (703) 413-3000  
Fax: (703) 413 -2220  
(OSMMN 08/07)

Derek P. Benke  
Registration No. 56,944

1265081\_2.DOC

## Electronic Acknowledgement Receipt

<b>EFS ID:</b>	5802077
<b>Application Number:</b>	11205121
<b>International Application Number:</b>	
<b>Confirmation Number:</b>	2910
<b>Title of Invention:</b>	Information process device
<b>First Named Inventor/Applicant Name:</b>	Jun Haishima
<b>Customer Number:</b>	22850
<b>Filer:</b>	Marvin Jay Spivak/Kim Rouse
<b>Filer Authorized By:</b>	Marvin Jay Spivak
<b>Attorney Docket Number:</b>	276900US90
<b>Receipt Date:</b>	30-JUL-2009
<b>Filing Date:</b>	17-AUG-2005
<b>Time Stamp:</b>	16:22:10
<b>Application Type:</b>	Utility under 35 USC 111(a)

### Payment information:

Submitted with Payment	no
------------------------	----

### File Listing:

Document Number	Document Description	File Name	File Size(Bytes)/ Message Digest	Multi Part /.zip	Pages (if appl.)
1		276900USAMENDMENT.PDF	402873 1f09494611b47064c6ac274e8fa246b69b620902	yes	11

	Multipart Description/PDF files in .zip description		
	Document Description	Start	End
	Miscellaneous Incoming Letter	1	1
	Amendment After Final	2	2
	Claims	3	6
	Applicant Arguments/Remarks Made in an Amendment	7	11

**Warnings:**

**Information:**

<b>Total Files Size (in bytes):</b>	402873
-------------------------------------	--------

**This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503.**

**New Applications Under 35 U.S.C. 111**

**If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.**

**National Stage of an International Application under 35 U.S.C. 371**

**If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.**

**New International Application Filed with the USPTO as a Receiving Office**

**If a new international application is being filed and the international application includes the necessary components for an international filing date (see PCT Article 11 and MPEP 1810), a Notification of the International Application Number and of the International Filing Date (Form PCT/RO/105) will be issued in due course, subject to prescriptions concerning national security, and the date shown on this Acknowledgement Receipt will establish the international filing date of the application.**

Docket No. 276900US8

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

INVENTOR(S) Jun HAISHIMA

SERIAL NO: 11/205,121

ART UNIT: 2114

FILING DATE: August 17, 2005

EXAMINER: CONTINO, P.

FOR: INFORMATION PROCESS DEVICE

**FEE TRANSMITTAL**


- ☒ No additional fee is required  
☐ Small entity status of this application under 37 C.F.R. §1.9 and §1.27 is claimed.

The Fee has been calculated as shown below:

FOR	NUMBER FILED	NUMBER EXTRA	RATE	CALCULATIONS
TOTAL CLAIMS	10 - 20 =	0	x \$52 =	\$0.00
INDEPENDENT CLAIMS	3 - 3 =	0	x \$220 =	\$0.00
<input type="checkbox"/> MULTIPLE DEPENDENT CLAIMS (If applicable)			+ \$390 =	\$0.00
<input type="checkbox"/> LATE FILING OF DECLARATION			+ \$130 =	\$0.00
BASIC FEES				\$0.00
TOTAL OF ABOVE CALCULATIONS				\$0.00
<input type="checkbox"/> REDUCTION BY 50% FOR FILING BY SMALL ENTITY				\$0.00
<input type="checkbox"/> FILING IN NON-ENGLISH LANGUAGE			+ \$130 =	\$0.00
TOTAL				\$0.00

- ☐ Please charge Deposit Account No. **15-0030** in the amount of **\$0.00**  
☐ Credit card payment is being made online (if electronically filed), or is attached hereto (if paper filed), in the amount of **\$0.00**.  
☒ The Director is hereby authorized to charge any additional fees which may be required for the papers being filed herewith and for which no payment is enclosed herewith, or credit any overpayment to Deposit Account No. **15-0030**.  
☒ If these papers are not considered timely filed by the Patent and Trademark Office, then a petition is hereby made under 37 C.F.R. §1.136, and any additional fees required under 37 C.F.R. §1.136 for any necessary extension of time may be charged to Deposit Account No. 15-0030.

Submitted by:



Bradley D. Lytle  
Registration No. 40,073

Customer Number

**22850**

Tel. (703) 413-3000  
Fax. (703) 413-2220  
(OSMMN 10/08)

Derek P. Benke  
Registration No. 56,944



Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

<b>PATENT APPLICATION FEE DETERMINATION RECORD</b> Substitute for Form PTO-875					Application or Docket Number <b>11/205,121</b>		Filing Date <b>08/17/2005</b>		<input type="checkbox"/> To be Mailed	
<b>APPLICATION AS FILED – PART I</b>										
(Column 1)			(Column 2)		SMALL ENTITY <input type="checkbox"/> OR		OTHER THAN SMALL ENTITY			
FOR	NUMBER FILED	NUMBER EXTRA	RATE (\$)	FEE (\$)	OR	RATE (\$)	FEE (\$)			
<input checked="" type="checkbox"/> BASIC FEE (37 CFR 1.16(a), (b), or (c))	N/A	N/A	N/A			N/A	<b>300</b>			
<input type="checkbox"/> SEARCH FEE (37 CFR 1.16(k), (l), or (m))	N/A	N/A	N/A			N/A				
<input type="checkbox"/> EXAMINATION FEE (37 CFR 1.16(o), (p), or (q))	N/A	N/A	N/A			N/A				
TOTAL CLAIMS (37 CFR 1.16(i))	minus 20 =	*	X \$ =		OR	X \$ =				
INDEPENDENT CLAIMS (37 CFR 1.16(h))	minus 3 =	*	X \$ =			X \$ =				
<input type="checkbox"/> APPLICATION SIZE FEE (37 CFR 1.16(s))	If the specification and drawings exceed 100 sheets of paper, the application size fee due is \$250 (\$125 for small entity) for each additional 50 sheets or fraction thereof. See 35 U.S.C. 41(a)(1)(G) and 37 CFR 1.16(s).									
<input type="checkbox"/> MULTIPLE DEPENDENT CLAIM PRESENT (37 CFR 1.16(j))										
* If the difference in column 1 is less than zero, enter "0" in column 2.			TOTAL			TOTAL	<b>300</b>			
<b>APPLICATION AS AMENDED – PART II</b>										
(Column 1)			(Column 2)		(Column 3)		SMALL ENTITY OR		OTHER THAN SMALL ENTITY	
<b>AMENDMENT</b>	<b>07/30/2009</b>	CLAIMS REMAINING AFTER AMENDMENT	HIGHEST NUMBER PREVIOUSLY PAID FOR	PRESENT EXTRA	RATE (\$)	ADDITIONAL FEE (\$)	OR	RATE (\$)	ADDITIONAL FEE (\$)	
	Total (37 CFR 1.16(i))	* 10	Minus	** 20	= 0	X \$ =		OR	X \$52=	0
	Independent (37 CFR 1.16(h))	* 3	Minus	***3	= 0	X \$ =		OR	X \$220=	0
	<input type="checkbox"/> Application Size Fee (37 CFR 1.16(s))									
	<input type="checkbox"/> FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM (37 CFR 1.16(j))									
					TOTAL ADD'L FEE		OR	TOTAL ADD'L FEE	<b>0</b>	
<b>AMENDMENT</b>	Total (37 CFR 1.16(i))	*	Minus	**	=	X \$ =		OR	X \$ =	
	Independent (37 CFR 1.16(h))	*	Minus	***	=	X \$ =		OR	X \$ =	
	<input type="checkbox"/> Application Size Fee (37 CFR 1.16(s))									
	<input type="checkbox"/> FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM (37 CFR 1.16(j))									
					TOTAL ADD'L FEE		OR	TOTAL ADD'L FEE		
<p>* If the entry in column 1 is less than the entry in column 2, write "0" in column 3.</p> <p>** If the "Highest Number Previously Paid For" IN THIS SPACE is less than 20, enter "20".</p> <p>*** If the "Highest Number Previously Paid For" IN THIS SPACE is less than 3, enter "3".</p> <p>The "Highest Number Previously Paid For" (Total or Independent) is the highest number found in the appropriate box in column 1.</p>										

Legal Instrument Examiner:  
/TAMMY MCBETH BROWN/

This collection of information is required by 37 CFR 1.16. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. **SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.**

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.

DOCKET NO: 276900US8

IN THE UNITED STATES PATENT & TRADEMARK OFFICE

IN RE APPLICATION OF :  
JUN HAISHIMA : EXAMINER: CONTINO, P.  
SERIAL NO: 11/205,121 :  
FILED: AUGUST 17, 2005 : GROUP ART UNIT: 2114  
FOR: INFORMATION PROCESS DEVICE :

Please DO NOT ENTER

/dml/

8/15/09

AMENDMENT UNDER 37 C.F.R. §1.116

COMMISSIONER FOR PATENTS  
ALEXANDRIA, VIRGINIA 22313

SIR:

In response to the Office Action dated April 30, 2009, please amend the above-identified application as follows:

**Amendments to the Claims** are reflected in the listing of claims which begins on page 2 of this paper.

**Remarks/Arguments** begin on page 6 of this paper.



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

11/205,121

08/17/2005

Jun Haishima

276900US90

2910

22850

7590

08/19/2009

OBLON, SPIVAK, MCCLELLAND MAIER & NEUSTADT, L.L.P.  
1940 DUKE STREET  
ALEXANDRIA, VA 22314

EXAMINER

LE, DIEU MINH T

ART UNIT

PAPER NUMBER

2114

NOTIFICATION DATE

DELIVERY MODE

08/19/2009

ELECTRONIC

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

patentdocket@oblon.com  
oblonpat@oblon.com  
jgardner@oblon.com

<b>Advisory Action</b> <b>Before the Filing of an Appeal Brief</b>	<b>Application No.</b> 11/205,121	<b>Applicant(s)</b> HAISHIMA, JUN	
	<b>Examiner</b> Dieu-Minh Le	<b>Art Unit</b> 2114	

**--The MAILING DATE of this communication appears on the cover sheet with the correspondence address --**

THE REPLY FILED 30 July 2009 FAILS TO PLACE THIS APPLICATION IN CONDITION FOR ALLOWANCE.

1. ☒ The reply was filed after a final rejection, but prior to or on the same day as filing a Notice of Appeal. To avoid abandonment of this application, applicant must timely file one of the following replies: (1) an amendment, affidavit, or other evidence, which places the application in condition for allowance; (2) a Notice of Appeal (with appeal fee) in compliance with 37 CFR 41.31; or (3) a Request for Continued Examination (RCE) in compliance with 37 CFR 1.114. The reply must be filed within one of the following time periods:

- a) ☒ The period for reply expires 3 months from the mailing date of the final rejection.
- b) ☐ The period for reply expires on: (1) the mailing date of this Advisory Action, or (2) the date set forth in the final rejection, whichever is later. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of the final rejection.

Examiner Note: If box 1 is checked, check either box (a) or (b). ONLY CHECK BOX (b) WHEN THE FIRST REPLY WAS FILED WITHIN TWO MONTHS OF THE FINAL REJECTION. See MPEP 706.07(f).

Extensions of time may be obtained under 37 CFR 1.136(a). The date on which the petition under 37 CFR 1.136(a) and the appropriate extension fee have been filed is the date for purposes of determining the period of extension and the corresponding amount of the fee. The appropriate extension fee under 37 CFR 1.17(a) is calculated from: (1) the expiration date of the shortened statutory period for reply originally set in the final Office action; or (2) as set forth in (b) above, if checked. Any reply received by the Office later than three months after the mailing date of the final rejection, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### NOTICE OF APPEAL

2. ☐ The Notice of Appeal was filed on \_\_\_\_\_. A brief in compliance with 37 CFR 41.37 must be filed within two months of the date of filing the Notice of Appeal (37 CFR 41.37(a)), or any extension thereof (37 CFR 41.37(e)), to avoid dismissal of the appeal. Since a Notice of Appeal has been filed, any reply must be filed within the time period set forth in 37 CFR 41.37(a).

#### AMENDMENTS

3. ☒ The proposed amendment(s) filed after a final rejection, but prior to the date of filing a brief, will not be entered because
- (a) ☒ They raise new issues that would require further consideration and/or search (see NOTE below);
- (b) ☐ They raise the issue of new matter (see NOTE below);
- (c) ☐ They are not deemed to place the application in better form for appeal by materially reducing or simplifying the issues for appeal; and/or
- (d) ☐ They present additional claims without canceling a corresponding number of finally rejected claims.

NOTE: The newly proposed limitations that "completes the execution of the fault inspection program before the game is started" [added in claims 1,4 & 7] have not been previously claimed. These limitations would require further consideration/search. (See 37 CFR 1.116 and 41.33(a)).

4. ☐ The amendments are not in compliance with 37 CFR 1.121. See attached Notice of Non-Compliant Amendment (PTOL-324).
5. ☐ Applicant's reply has overcome the following rejection(s): \_\_\_\_\_.
6. ☐ Newly proposed or amended claim(s) \_\_\_\_\_ would be allowable if submitted in a separate, timely filed amendment canceling the non-allowable claim(s).
7. ☒ For purposes of appeal, the proposed amendment(s): a) ☒ will not be entered, or b) ☐ will be entered and an explanation of how the new or amended claims would be rejected is provided below or appended.

The status of the claim(s) is (or will be) as follows:

Claim(s) allowed: none.

Claim(s) objected to: none.

Claim(s) rejected: 1-7.

Claim(s) withdrawn from consideration: none.

#### AFFIDAVIT OR OTHER EVIDENCE

8. ☐ The affidavit or other evidence filed after a final action, but before or on the date of filing a Notice of Appeal will not be entered because applicant failed to provide a showing of good and sufficient reasons why the affidavit or other evidence is necessary and was not earlier presented. See 37 CFR 1.116(e).
9. ☐ The affidavit or other evidence filed after the date of filing a Notice of Appeal, but prior to the date of filing a brief, will not be entered because the affidavit or other evidence failed to overcome all rejections under appeal and/or appellant fails to provide a showing a good and sufficient reasons why it is necessary and was not earlier presented. See 37 CFR 41.33(d)(1).
10. ☐ The affidavit or other evidence is entered. An explanation of the status of the claims after entry is below or attached.

#### REQUEST FOR RECONSIDERATION/OTHER

11. ☐ The request for reconsideration has been considered but does NOT place the application in condition for allowance because: \_\_\_\_\_.
12. ☐ Note the attached Information *Disclosure Statement*(s). (PTO/SB/08) Paper No(s). \_\_\_\_\_
13. ☐ Other: \_\_\_\_\_.

/Dieu-Minh Le/  
Primary Examiner, Art Unit 2114



# IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

IN RE APPLICATION OF: Jun HAISHIMA

SERIAL NO: 11/205,121

GAU: 2114

FILED: August 17, 2005

EXAMINER: LE, D.M.

FOR: INFORMATION PROCESS DEVICE

## REQUEST FOR CONTINUED EXAMINATION (RCE) TRANSMITTAL

COMMISSIONER FOR PATENTS  
ALEXANDRIA, VIRGINIA 22313

SIR:

This is a Request for Continued Examination (RCE) under 37 C.F.R. §1.114 of the above-identified application.

### Submission required under 37 C.F.R. §1.114

Previously Submitted:

- ☒ Consider the amendment(s)/reply under 37 C.F.R. §1.116 previously filed on July 30, 2009  
☐ Consider the arguments in the Appeal Brief or Reply Brief previously filed on

Enclosed:

- ☐ Amendment/Reply  
☐ Information Disclosure Statement (IDS)  
☒ Other: Request for Extension of Time (1 month)

FEES	RATE	CALCULATIONS
<input type="checkbox"/> Suspension of action on the above-identified application is requested under 37 C.F.R. §1.103(c) for a period of months.	\$130.00	\$0.00
<input checked="" type="checkbox"/> RCE Fee required under 37 C.F.R. §1.17(e)	\$810.00	\$810.00
<input checked="" type="checkbox"/> A ONE MONTH EXTENSION OF TIME IS REQUESTED		\$130.00
<input type="checkbox"/>		\$0.00
TOTAL OF ABOVE CALCULATIONS:		\$940.00
<input type="checkbox"/> REDUCTION BY 50% FOR FILING AS SMALL ENTITY		\$0.00
TOTAL:		\$940.00

- ☒ Credit card payment is being made online (if electronically filed), or is attached hereto (if paper filed), in the amount of **\$940.00**.
- ☒ Please charge any additional Fees for the papers being filed herewith and for which no payment is enclosed herewith, or credit any overpayment to Deposit Account No. **15-0030**.
- ☒ If these papers are not considered timely filed by the Patent and Trademark Office, then a petition is hereby made under 37 CFR 1.136, and any additional fees required under 37 CFR 1.136 for any necessary extension of time may be charged to Deposit Account No. **15-0030**.

Respectfully Submitted,

OBLON, SPIVAK, McCLELLAND,  
MAIER & NEUSTADT, L.L.P.


Bradley D. Lytle

Registration No. 40,073

Customer Number

22850

Tel. (703) 413-3000  
Fax. (703) 413-2220  
(OSMMN 07/09)

Derek P. Benke

Registration No. 56,944

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

IN RE APPLICATION OF: Jun HAISHIMA

SERIAL NO: 11/205,121

GAU: 2114

FILED: August 17, 2005

EXAMINER: LE, D.M.

FOR: INFORMATION PROCESS DEVICE

REQUEST FOR EXTENSION OF TIME  
UNDER 37 C.F.R. 1.136

COMMISSIONER FOR PATENTS  
ALEXANDRIA, VIRGINIA 22313

SIR:


It is hereby requested that a **one** month extension of time be granted to August 30, 2009 for

- ☐ filing a response to the Official Action dated:
- ☐ responding to the requirements in the Notice of Allowability dated:
- ☐ filing the Formal Drawings. The Issue Fee due has been timely filed.
- ☐ responding to the Notice to File Missing Parts of Application dated:
- ☒ filing a Request for Continued Examination (RCE). A response to the final rejection was filed on July 30, 2009.
- ☐ filing an Appeal Brief. A Notice of Appeal was filed on:
- ☐ Applicant claims small entity status. See 37 CFR 1.27.

The required fee of \$130.00 is being made by credit card payment online (if electronically filed), or is attached hereto (if paper filed), and any further charges may be made against the Attorney of Record's Deposit Account No. 15-0030.

Respectfully Submitted,

OBLON, SPIVAK, McCLELLAND,  
MAIER & NEUSTADT, L.L.P.



Bradley D. Lytle

Registration No. 40,073

Customer Number

**22850**

Tel. (703) 413-3000  
Fax. (703) 413-2220  
(OSMMN 07/09)

Derek P. Benke

Registration No. 56,944

## Electronic Patent Application Fee Transmittal

<b>Application Number:</b>	11205121			
<b>Filing Date:</b>	17-Aug-2005			
<b>Title of Invention:</b>	Information process device			
<b>First Named Inventor/Applicant Name:</b>	Jun Haishima			
<b>Filer:</b>	Marvin Jay Spivak/Kim Rouse			
<b>Attorney Docket Number:</b>	276900US90			
Filed as Large Entity				
<b>Utility under 35 USC 111(a) Filing Fees</b>				
<b>Description</b>	<b>Fee Code</b>	<b>Quantity</b>	<b>Amount</b>	<b>Sub-Total in USD(\$)</b>
<b>Basic Filing:</b>				
<b>Pages:</b>				
<b>Claims:</b>				
<b>Miscellaneous-Filing:</b>				
<b>Petition:</b>				
<b>Patent-Appeals-and-Interference:</b>				
<b>Post-Allowance-and-Post-Issuance:</b>				
<b>Extension-of-Time:</b>				
Extension - 1 month with \$0 paid	1251	1	130	130

IPR2020-01288



Description	Fee Code	Quantity	Amount	Sub-Total in USD(\$)
<b>Miscellaneous:</b>				
Request for continued examination	1801	1	810	810
<b>Total in USD (\$)</b>				<b>940</b>

## Electronic Acknowledgement Receipt

<b>EFS ID:</b>	5959566
<b>Application Number:</b>	11205121
<b>International Application Number:</b>	
<b>Confirmation Number:</b>	2910
<b>Title of Invention:</b>	Information process device
<b>First Named Inventor/Applicant Name:</b>	Jun Haishima
<b>Customer Number:</b>	22850
<b>Filer:</b>	Marvin Jay Spivak/Kim Rouse
<b>Filer Authorized By:</b>	Marvin Jay Spivak
<b>Attorney Docket Number:</b>	276900US90
<b>Receipt Date:</b>	26-AUG-2009
<b>Filing Date:</b>	17-AUG-2005
<b>Time Stamp:</b>	17:08:26
<b>Application Type:</b>	Utility under 35 USC 111(a)

### Payment information:

Submitted with Payment	yes
Payment Type	Credit Card
Payment was successfully received in RAM	\$940
RAM confirmation Number	3476
Deposit Account	
Authorized User	

### File Listing:

Document Number	Document Description	File Name	File Size(Bytes)/ Message Digest	Multi Part (if appl.)	Pages (if appl.)
-----------------	----------------------	-----------	-------------------------------------	--------------------------	---------------------

1		276900USRCE.PDF	82403 f38be8b90a9fcb6a722cad20ace24c8530ba229	yes	2				
	<b>Multipart Description/PDF files in .zip description</b>								
	<b>Document Description</b>		<b>Start</b>	<b>End</b>					
	Request for Continued Examination (RCE)		1	1					
	Extension of Time		2	2					
<b>Warnings:</b>									
<b>Information:</b>									
2	Fee Worksheet (PTO-875)	fee-info.pdf	31862 979737fb1c38774e7816bc9620f6389a057b9171	no	2				
<b>Warnings:</b>									
<b>Information:</b>									
<b>Total Files Size (in bytes):</b>			114265						
<p><b>This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503.</b></p> <p><b><u>New Applications Under 35 U.S.C. 111</u></b>  <b>If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.</b></p> <p><b><u>National Stage of an International Application under 35 U.S.C. 371</u></b>  <b>If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.</b></p> <p><b><u>New International Application Filed with the USPTO as a Receiving Office</u></b>  <b>If a new international application is being filed and the international application includes the necessary components for an international filing date (see PCT Article 11 and MPEP 1810), a Notification of the International Application Number and of the International Filing Date (Form PCT/RO/105) will be issued in due course, subject to prescriptions concerning national security, and the date shown on this Acknowledgement Receipt will establish the international filing date of the application.</b></p>									

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

<b>PATENT APPLICATION FEE DETERMINATION RECORD</b> Substitute for Form PTO-875					Application or Docket Number <b>11/205,121</b>		Filing Date <b>08/17/2005</b>		<input type="checkbox"/> To be Mailed	
<b>APPLICATION AS FILED – PART I</b>										
(Column 1)			(Column 2)		SMALL ENTITY <input type="checkbox"/>		OR		OTHER THAN SMALL ENTITY	
FOR	NUMBER FILED	NUMBER EXTRA	RATE (\$)	FEE (\$)	RATE (\$)	FEE (\$)				
<input type="checkbox"/> BASIC FEE (37 CFR 1.16(a), (b), or (c))	N/A	N/A	N/A		N/A					
<input type="checkbox"/> SEARCH FEE (37 CFR 1.16(k), (l), or (m))	N/A	N/A	N/A		N/A					
<input type="checkbox"/> EXAMINATION FEE (37 CFR 1.16(o), (p), or (q))	N/A	N/A	N/A		N/A					
TOTAL CLAIMS (37 CFR 1.16(i))	minus 20 =	*	X \$	=	OR	X \$	=			
INDEPENDENT CLAIMS (37 CFR 1.16(h))	minus 3 =	*	X \$	=		X \$	=			
<input type="checkbox"/> APPLICATION SIZE FEE (37 CFR 1.16(s))	If the specification and drawings exceed 100 sheets of paper, the application size fee due is \$250 (\$125 for small entity) for each additional 50 sheets or fraction thereof. See 35 U.S.C. 41(a)(1)(G) and 37 CFR 1.16(s).									
<input type="checkbox"/> MULTIPLE DEPENDENT CLAIM PRESENT (37 CFR 1.16(j))										
* If the difference in column 1 is less than zero, enter "0" in column 2.			TOTAL			TOTAL				
<b>APPLICATION AS AMENDED – PART II</b>										
(Column 1)			(Column 2)		(Column 3)		SMALL ENTITY		OR OTHER THAN SMALL ENTITY	
<b>AMENDMENT</b>	<b>08/26/2009</b>	CLAIMS REMAINING AFTER AMENDMENT	HIGHEST NUMBER PREVIOUSLY PAID FOR	PRESENT EXTRA	RATE (\$)	ADDITIONAL FEE (\$)	RATE (\$)	ADDITIONAL FEE (\$)		
	Total (37 CFR 1.16(i))	* 10	Minus	** 20	= 0	X \$ =	OR	X \$52=	0	
	Independent (37 CFR 1.16(h))	* 3	Minus	***3	= 0	X \$ =	OR	X \$220=	0	
	<input type="checkbox"/> Application Size Fee (37 CFR 1.16(s))									
	<input type="checkbox"/> FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM (37 CFR 1.16(j))									
						TOTAL ADD'L FEE		OR	TOTAL ADD'L FEE	0
<b>AMENDMENT</b>	Total (37 CFR 1.16(i))	*	Minus	**	=	X \$ =	OR	X \$ =		
	Independent (37 CFR 1.16(h))	*	Minus	***	=	X \$ =	OR	X \$ =		
	<input type="checkbox"/> Application Size Fee (37 CFR 1.16(s))									
	<input type="checkbox"/> FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM (37 CFR 1.16(j))									
						TOTAL ADD'L FEE		OR	TOTAL ADD'L FEE	
<p>* If the entry in column 1 is less than the entry in column 2, write "0" in column 3.</p> <p>** If the "Highest Number Previously Paid For" IN THIS SPACE is less than 20, enter "20".</p> <p>*** If the "Highest Number Previously Paid For" IN THIS SPACE is less than 3, enter "3".</p> <p>The "Highest Number Previously Paid For" (Total or Independent) is the highest number found in the appropriate box in column 1.</p>										

Legal Instrument Examiner:  
/Debra R. Wyatt/

This collection of information is required by 37 CFR 1.16. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. **SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.**

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.

Entered /w RCE  
8-26-09  
Dwyatt  
8-28-09

DOCKET NO: 276900US8

IN THE UNITED STATES PATENT & TRADEMARK OFFICE

IN RE APPLICATION OF :  
JUN HAISHIMA : EXAMINER: CONTINO, P.  
SERIAL NO: 11/205,121 :  
FILED: AUGUST 17, 2005 : GROUP ART UNIT: 2114  
FOR: INFORMATION PROCESS DEVICE :

~~Please DO NOT ENTER~~

~~/dm1/~~

~~8/15/09~~

AMENDMENT UNDER 37 C.F.R. §1.116

COMMISSIONER FOR PATENTS  
ALEXANDRIA, VIRGINIA 22313

SIR:

In response to the Office Action dated April 30, 2009, please amend the above-identified application as follows:

**Amendments to the Claims** are reflected in the listing of claims which begins on page 2 of this paper.

**Remarks/Arguments** begin on page 6 of this paper.



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

## NOTICE OF ALLOWANCE AND FEE(S) DUE

22850 7590 09/25/2009

OBLON, SPIVAK, MCCLELLAND MAIER & NEUSTADT, L.L.P.  
1940 DUKE STREET  
ALEXANDRIA, VA 22314

EXAMINER

LE, DIEU MINH T

ART UNIT

PAPER NUMBER

2114

DATE MAILED: 09/25/2009

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

11/205,121

08/17/2005

Jun Haishima

276900US90

2910

TITLE OF INVENTION: INFORMATION PROCESS DEVICE

APPLN. TYPE	SMALL ENTITY	ISSUE FEE DUE	PUBLICATION FEE DUE	PREV. PAID ISSUE FEE	TOTAL FEE(S) DUE	DATE DUE
nonprovisional	NO	\$1510	\$300	\$0	\$1810	12/28/2009

**THE APPLICATION IDENTIFIED ABOVE HAS BEEN EXAMINED AND IS ALLOWED FOR ISSUANCE AS A PATENT. PROSECUTION ON THE MERITS IS CLOSED. THIS NOTICE OF ALLOWANCE IS NOT A GRANT OF PATENT RIGHTS. THIS APPLICATION IS SUBJECT TO WITHDRAWAL FROM ISSUE AT THE INITIATIVE OF THE OFFICE OR UPON PETITION BY THE APPLICANT. SEE 37 CFR 1.313 AND MPEP 1308.**

**THE ISSUE FEE AND PUBLICATION FEE (IF REQUIRED) MUST BE PAID WITHIN THREE MONTHS FROM THE MAILING DATE OF THIS NOTICE OR THIS APPLICATION SHALL BE REGARDED AS ABANDONED. THIS STATUTORY PERIOD CANNOT BE EXTENDED. SEE 35 U.S.C. 151. THE ISSUE FEE DUE INDICATED ABOVE DOES NOT REFLECT A CREDIT FOR ANY PREVIOUSLY PAID ISSUE FEE IN THIS APPLICATION. IF AN ISSUE FEE HAS PREVIOUSLY BEEN PAID IN THIS APPLICATION (AS SHOWN ABOVE), THE RETURN OF PART B OF THIS FORM WILL BE CONSIDERED A REQUEST TO REAPPLY THE PREVIOUSLY PAID ISSUE FEE TOWARD THE ISSUE FEE NOW DUE.**

### HOW TO REPLY TO THIS NOTICE:

#### I. Review the SMALL ENTITY status shown above.

If the SMALL ENTITY is shown as YES, verify your current SMALL ENTITY status:

A. If the status is the same, pay the TOTAL FEE(S) DUE shown above.

B. If the status above is to be removed, check box 5b on Part B - Fee(s) Transmittal and pay the PUBLICATION FEE (if required) and twice the amount of the ISSUE FEE shown above, or

If the SMALL ENTITY is shown as NO:

A. Pay TOTAL FEE(S) DUE shown above, or

B. If applicant claimed SMALL ENTITY status before, or is now claiming SMALL ENTITY status, check box 5a on Part B - Fee(s) Transmittal and pay the PUBLICATION FEE (if required) and 1/2 the ISSUE FEE shown above.

II. PART B - FEE(S) TRANSMITTAL, or its equivalent, must be completed and returned to the United States Patent and Trademark Office (USPTO) with your ISSUE FEE and PUBLICATION FEE (if required). If you are charging the fee(s) to your deposit account, section "4b" of Part B - Fee(s) Transmittal should be completed and an extra copy of the form should be submitted. If an equivalent of Part B is filed, a request to reapply a previously paid issue fee must be clearly made, and delays in processing may occur due to the difficulty in recognizing the paper as an equivalent of Part B.

III. All communications regarding this application must give the application number. Please direct all communications prior to issuance to Mail Stop ISSUE FEE unless advised to the contrary.

**IMPORTANT REMINDER: Utility patents issuing on applications filed on or after Dec. 12, 1980 may require payment of maintenance fees. It is patentee's responsibility to ensure timely payment of maintenance fees when due.**

## PART B - FEE(S) TRANSMITTAL

Complete and send this form, together with applicable fee(s), to: **Mail** Mail Stop ISSUE FEE  
**Commissioner for Patents**  
**P.O. Box 1450**  
**Alexandria, Virginia 22313-1450**  
**or Fax** (571)-273-2885

INSTRUCTIONS: This form should be used for transmitting the ISSUE FEE and PUBLICATION FEE (if required). Blocks 1 through 5 should be completed where appropriate. All further correspondence including the Patent, advance orders and notification of maintenance fees will be mailed to the current correspondence address as indicated unless corrected below or directed otherwise in Block 1, by (a) specifying a new correspondence address; and/or (b) indicating a separate "FEE ADDRESS" for maintenance fee notifications.

CURRENT CORRESPONDENCE ADDRESS (Note: Use Block 1 for any change of address)

22850 7590 09/25/2009

Note: A certificate of mailing can only be used for domestic mailings of the Fee(s) Transmittal. This certificate cannot be used for any other accompanying papers. Each additional paper, such as an assignment or formal drawing, must have its own certificate of mailing or transmission.

OBLON, SPIVAK, MCCLELLAND MAIER & NEUSTADT, L.L.P.  
 1940 DUKE STREET  
 ALEXANDRIA, VA 22314

## Certificate of Mailing or Transmission

Hereby certify that this Fee(s) Transmittal is being deposited with the United States Postal Service with sufficient postage for first class mail in an envelope addressed to the Mail Stop ISSUE FEE address above, or being facsimile transmitted to the USPTO (571) 273-2885, on the date indicated below.

(Depositor's name)
(Signature)
(Date)

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
11/205,121	08/17/2005	Jun Haishima	276900US90	2910

TITLE OF INVENTION: INFORMATION PROCESS DEVICE

APPLN. TYPE	SMALL ENTITY	ISSUE FEE DUE	PUBLICATION FEE DUE	PREV. PAID ISSUE FEE	TOTAL FEE(S) DUE	DATE DUE
nonprovisional	NO	\$1510	\$300	\$0	\$1810	12/28/2009

EXAMINER	ART UNIT	CLASS-SUBCLASS
LE, DIEU MINH T	2114	714-036000

1. Change of correspondence address or indication of "Fee Address" (37 CFR 1.363).

- ☐ Change of correspondence address (or Change of Correspondence Address form PTO/SB/122) attached.
- ☐ "Fee Address" indication (or "Fee Address" Indication form PTO/SB/47; Rev 03-02 or more recent) attached. **Use of a Customer Number is required.**

2. For printing on the patent front page, list

- (1) the names of up to 3 registered patent attorneys or agents OR, alternatively, 1 \_\_\_\_\_
- (2) the name of a single firm (having as a member a registered attorney or agent) and the names of up to 2 registered patent attorneys or agents. If no name is listed, no name will be printed. 2 \_\_\_\_\_
- 3 \_\_\_\_\_

3. ASSIGNEE NAME AND RESIDENCE DATA TO BE PRINTED ON THE PATENT (print or type)

PLEASE NOTE: Unless an assignee is identified below, no assignee data will appear on the patent. If an assignee is identified below, the document has been filed for recordation as set forth in 37 CFR 3.11. Completion of this form is NOT a substitute for filing an assignment.

(A) NAME OF ASSIGNEE

(B) RESIDENCE: (CITY and STATE OR COUNTRY)

Please check the appropriate assignee category or categories (will not be printed on the patent): ☐ Individual ☐ Corporation or other private group entity ☐ Government

4a. The following fee(s) are submitted:

- ☐ Issue Fee
- ☐ Publication Fee (No small entity discount permitted)
- ☐ Advance Order - # of Copies \_\_\_\_\_

4b. Payment of Fee(s); (Please first reapply any previously paid issue fee shown above)

- ☐ A check is enclosed.
- ☐ Payment by credit card. Form PTO-2038 is attached.
- ☐ The Director is hereby authorized to charge the required fee(s), any deficiency, or credit any overpayment, to Deposit Account Number \_\_\_\_\_ (enclose an extra copy of this form).

5. Change in Entity Status (from status indicated above)

- ☐ a. Applicant claims SMALL ENTITY status. See 37 CFR 1.27. ☐ b. Applicant is no longer claiming SMALL ENTITY status. See 37 CFR 1.27(g)(2).

NOTE: The Issue Fee and Publication Fee (if required) will not be accepted from anyone other than the applicant; a registered attorney or agent; or the assignee or other party in interest as shown by the records of the United States Patent and Trademark Office.

Authorized Signature \_\_\_\_\_

Date \_\_\_\_\_

Typed or printed name \_\_\_\_\_

Registration No. \_\_\_\_\_

This collection of information is required by 37 CFR 1.311. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, Virginia 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, Virginia 22313-1450.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
11/205,121	08/17/2005	Jun Haishima	276900US90	2910
22850	7590	09/25/2009	EXAMINER	
OBLON, SPIVAK, MCCLELLAND MAIER & NEUSTADT, L.L.P. 1940 DUKE STREET ALEXANDRIA, VA 22314			LE, DIEU MINH T	
			ART UNIT	PAPER NUMBER
			2114	
DATE MAILED: 09/25/2009				

## Determination of Patent Term Adjustment under 35 U.S.C. 154 (b) (application filed on or after May 29, 2000)

The Patent Term Adjustment to date is 510 day(s). If the issue fee is paid on the date that is three months after the mailing date of this notice and the patent issues on the Tuesday before the date that is 28 weeks (six and a half months) after the mailing date of this notice, the Patent Term Adjustment will be 510 day(s).

If a Continued Prosecution Application (CPA) was filed in the above-identified application, the filing date that determines Patent Term Adjustment is the filing date of the most recent CPA.

Applicant will be able to obtain more detailed information by accessing the Patent Application Information Retrieval (PAIR) WEB site (<http://pair.uspto.gov>).

Any questions regarding the Patent Term Extension or Adjustment determination should be directed to the Office of Patent Legal Administration at (571)-272-7702. Questions relating to issue and publication fee payments should be directed to the Customer Service Center of the Office of Patent Publication at 1-(888)-786-0101 or (571)-272-4200.



<b>Notice of Allowability</b>	<b>Application No.</b>	<b>Applicant(s)</b>	
	11/205,121	HAISHIMA, JUN	
	<b>Examiner</b>	<b>Art Unit</b>	
	Dieu-Minh Le	2114	

**-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address--**

All claims being allowable, PROSECUTION ON THE MERITS IS (OR REMAINS) CLOSED in this application. If not included herewith (or previously mailed), a Notice of Allowance (PTOL-85) or other appropriate communication will be mailed in due course. **THIS NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT RIGHTS.** This application is subject to withdrawal from issue at the initiative of the Office or upon petition by the applicant. See 37 CFR 1.313 and MPEP 1308.

1. ☒ This communication is responsive to the communication filed 8/26/09.
2. ☒ The allowed claim(s) is/are 1-10.
3. ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
  - a) ☒ All    b) ☐ Some\*    c) ☐ None    of the:
    1. ☒ Certified copies of the priority documents have been received.
    2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
    3. ☐ Copies of the certified copies of the priority documents have been received in this national stage application from the International Bureau (PCT Rule 17.2(a)).
  - \* Certified copies not received: \_\_\_\_\_.

Applicant has THREE MONTHS FROM THE "MAILING DATE" of this communication to file a reply complying with the requirements noted below. Failure to timely comply will result in ABANDONMENT of this application.

**THIS THREE-MONTH PERIOD IS NOT EXTENDABLE.**

4. ☐ A SUBSTITUTE OATH OR DECLARATION must be submitted. Note the attached EXAMINER'S AMENDMENT or NOTICE OF INFORMAL PATENT APPLICATION (PTO-152) which gives reason(s) why the oath or declaration is deficient.
5. ☐ CORRECTED DRAWINGS ( as "replacement sheets") must be submitted.
  - (a) ☐ including changes required by the Notice of Draftsperson's Patent Drawing Review ( PTO-948) attached
    - 1) ☐ hereto or 2) ☐ to Paper No./Mail Date \_\_\_\_\_.
  - (b) ☐ including changes required by the attached Examiner's Amendment / Comment or in the Office action of Paper No./Mail Date \_\_\_\_\_.

**Identifying indicia such as the application number (see 37 CFR 1.84(c)) should be written on the drawings in the front (not the back) of each sheet. Replacement sheet(s) should be labeled as such in the header according to 37 CFR 1.121(d).**
6. ☐ DEPOSIT OF and/or INFORMATION about the deposit of BIOLOGICAL MATERIAL must be submitted. Note the attached Examiner's comment regarding REQUIREMENT FOR THE DEPOSIT OF BIOLOGICAL MATERIAL.

**Attachment(s)**

- |  |  |
|--|--|
| 1. <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)                                | 5. <input type="checkbox"/> Notice of Informal Patent Application                      |
| 2. <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)                       | 6. <input type="checkbox"/> Interview Summary (PTO-413),<br>Paper No./Mail Date _____. |
| 3. <input type="checkbox"/> Information Disclosure Statements (PTO/SB/08),<br>Paper No./Mail Date _____    | 7. <input type="checkbox"/> Examiner's Amendment/Comment                               |
| 4. <input type="checkbox"/> Examiner's Comment Regarding Requirement for Deposit<br>of Biological Material | 8. <input type="checkbox"/> Examiner's Statement of Reasons for Allowance              |
|  | 9. <input type="checkbox"/> Other _____.   |

/Dieu-Minh Le/  
Primary Examiner, Art Unit 2114

<b>Notice of References Cited</b>	Application/Control No. 11/205,121		Applicant(s)/Patent Under Reexamination HAISHIMA, JUN	
	Examiner Dieu-Minh Le		Art Unit 2114	Page 1 of 1

#### U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	A	US-6,011,564	01-2000	Furuhashi et al.	345/501
*	B	US-5,701,478	12-1997	Chen, Yi-Rong	713/2
	C	US-			
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

#### FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

#### NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	
	V	
	W	
	X	

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)  
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

**EAST Search History****EAST Search History (I nterference)**


Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L20	837	(boot\$3 bios initializ\$5) with (program\$5 software application) with game	USPAT; UPAD	OR	ON	2009/09/22 11:56
L21	3168	(fault\$3 error\$3 fail\$3 corrupt\$3 problem malfunction defect \$3 bug) with inspect\$3 with (program application)	US- PGPUB; USPAT; UPAD	OR	ON	2009/09/22 11:56
L22	349466	(inspect\$3 check \$3 monitor\$3 track\$3) with (program application)	US- PGPUB; USPAT; UPAD	OR	ON	2009/09/22 12:01
L23	68574	(rom eprom eprom harddisk harddrive harddisc hard- disk hard-drive hard-disc "hard disc" "hard drive" "hard disk" "mother board") same (fault\$3 error\$5 fail\$3 corrupt\$3 problem malfunction defect \$3 bug\$4)	US- PGPUB; USPAT; UPAD	OR	ON	2009/09/22 12:01
L24	432	(714/36).ccls.	US- PGPUB; USPAT; UPAD	OR	ON	2009/09/22 12:02

L25	372	(714/27).ccls.	US- PGPUB; USPAT; UPAD	OR	ON	2009/09/22 12:02
L26	382	(714/3).ccls.	US- PGPUB; USPAT; UPAD	OR	ON	2009/09/22 12:02
L27	1517	(714/5).ccls.	US- PGPUB; USPAT; UPAD	OR	ON	2009/09/22 12:02
L28	432	(714/36).ccls.	US- PGPUB; USPAT; UPAD	OR	ON	2009/09/22 12:03
L29	1702	(714/47).ccls.	US- PGPUB; USPAT; UPAD	OR	ON	2009/09/22 12:03
L30	1566	(714/48).ccls.	US- PGPUB; USPAT; UPAD	OR	ON	2009/09/22 12:03
L31	3413	(713/2).ccls.	US- PGPUB; USPAT; UPAD	OR	ON	2009/09/22 12:03
L32	1363	(710/104).ccls.	US- PGPUB; USPAT; UPAD	OR	ON	2009/09/22 12:03
L33	0	20 and 21	US- PGPUB; USPAT; UPAD	OR	ON	2009/09/22 12:04
L34	322	21 and 22 and 23	US- PGPUB; USPAT; UPAD	OR	ON	2009/09/22 12:05
L35	0	34 and 20 and (24 25 26 27 28)	US- PGPUB; USPAT; UPAD	OR	ON	2009/09/22 12:05

L36	0	34 and 20 and (29 30 31 32)	US- PGPUB; USPAT; UPAD	OR	ON	2009/09/22 12:06
L37	0	((boot\$3 bios initializ\$5) same (program\$5 software application) same (gam\$3 vediogam \$3)) and 34 and ("714"/\$.ccls.)	USPAT; UPAD	OR	ON	2009/09/22 12:07
L38	0	((boot\$3 bios initializ\$5) same (program\$5 software application) same (gam\$3 vediogam \$3)) and 34 and ("710"/\$.ccls.)	USPAT; UPAD	OR	ON	2009/09/22 12:08
L39	0	((boot\$3 bios initializ\$5) same (program\$5 software application) same (gam\$3 vediogam \$3)) and 34 and ("713"/\$.ccls.)	USPAT; UPAD	OR	ON	2009/09/22 12:08


9/ 22/ 09 12:08:31 PM

C:\ Documents and Settings\ MLe\ My Documents\ EAST\ Workspaces\ 11205121.wsp

<b><i>Index of Claims</i></b>  	<b>Application/Control No.</b>  11205121	<b>Applicant(s)/Patent Under Reexamination</b>  HAISHIMA, JUN
	<b>Examiner</b>  PAUL F. CONTINO	<b>Art Unit</b>  2114

✓	<b>Rejected</b>	-	<b>Cancelled</b>	N	<b>Non-Elected</b>	A	<b>Appeal</b>
=	<b>Allowed</b>	÷	<b>Restricted</b>	I	<b>Interference</b>	O	<b>Objected</b>

<input type="checkbox"/> Claims renumbered in the same order as presented by applicant						<input type="checkbox"/> CPA		<input type="checkbox"/> T.D.		<input type="checkbox"/> R.1.47	
CLAIM		DATE									
Final	Original	03/25/2008	10/28/2008	04/20/2009	09/22/2009						
1	1	✓	✓	✓	=						
2	2	✓	✓	✓	=						
3	3	✓	✓	✓	=						
6	4		✓	✓	=						
7	5		✓	✓	=						
8	6		✓	✓	=						
10	7			✓	=						
4	8				=						
5	9				=						
9	10				=						

<b>Search Notes</b>  	<b>Application/Control No.</b>  11205121	<b>Applicant(s)/Patent Under Reexamination</b>  HAISHIMA, JUN
	<b>Examiner</b>  PAUL F. CONTINO	<b>Art Unit</b>  2114

SEARCHED			
Class	Subclass	Date	Examiner
714	36,27,3,5,47	9/22/09	dml
710	104	9/22/09	dml
713	2	9/22/09	dml

SEARCH NOTES		
Search Notes	Date	Examiner
EAST search all files USPAT, USPGPUBM USOCR, FPRS, EPO, JPO, DERWENT, IBM-TDB updated	9/22/09	dml
NPL search [IEEE, Google Advanced Search]	9/22/09	dml
Inventor search	9/22/09	dml
SEARCHED subclasses updated	9/22/09	dml

INTERFERENCE SEARCH			
Class	Subclass	Date	Examiner
714	36,27,3,5,47	9/22/09	dml
710	104	9/22/09	dml
713	2	9/22/09	dml

	/Dieu-Minh Le/ Primary Examiner.Art Unit 2114
--	--

## EAST Search History

## EAST Search History (Prior Art)

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L7	41083	(inspect\$3 check\$3 monitor\$3 track\$3) adj (program application)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2009/09/22 11:37
L8	1893	(boot\$3 bios initializ\$5) with (program\$5 software application) with game	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2009/09/22 11:41
L9	102850	(rom eprom eeprom harddisk harddrive harddisc hard-disk hard-drive hard- disc "hard disc" "hard drive" "hard disk" "mother board") same (fault\$3 error\$5 fail\$3 corrupt\$3 problem malfunction defect\$3 bug \$4)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2009/09/22 11:41
L10	25	L9 same L8	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2009/09/22 11:41
L11	2	7 and L10	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2009/09/22 11:41
L12	12060	(before ahead prior previous) with (gam\$3 vediogam\$3) with (start\$3 begin\$4 operat\$3 execut\$3 run\$4)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2009/09/22 11:46
L14	7	(haishima-jun\$).in.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2009/09/22 11:50



L15	3149	(713/2).ccls.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2009/09/22 11:51
L16	1336	(710/104).ccls.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2009/09/22 11:52
L17	1242	(710/36).ccls.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2009/09/22 11:52
L18	169	(710/27).ccls.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2009/09/22 11:52
L19	3718	(714/27,36,47,48).ccls.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2009/09/22 11:53
S1	20	("20040078697"   "20050246586"   "20070168738"   "5732268"   "5860122"   "5864698"   "5971851"   "6115036"   "6393559"   "6449735").PN.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2009/09/21 14:32
S2	180	(fault\$3 error\$3 fail\$3 problem malfunction defect \$3 bug) near2 inspect\$3 near (program application)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2009/09/21 14:34
S3	20235	(complet\$3 finish\$3 done) same game same (start\$3 operat\$3 execut\$3 operat \$3)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2009/09/21 14:35

S4	0	S2 same S3	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2009/09/21 14:35
S5	0	S2 and S3	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2009/09/21 14:36
S6	419	(714/36).ccls.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2009/09/21 14:36
S7	358	(714/27).ccls.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2009/09/21 14:36
S8	7130	(714/3,5,38,47,48).ccls.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2009/09/21 14:38
S9	1893	(boot\$3 bios initializ\$5) with (program\$5 software application) with game	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2009/09/22 10:28
S10	102850	(rom eprom eeprom harddisk harddrive harddisc hard-disk hard-drive hard- disc "hard disc" "hard drive" "hard disk" "mother board") same (fault\$3 error\$5 fail\$3 corrupt\$3 problem malfunction defect\$3 bug \$4)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2009/09/22 10:41
S11	25	S10 same S9	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2009/09/22 10:44

S12	180	(fault\$3 error\$3 fail\$3 problem malfunction defect\$3 bug) near2 inspect\$3 near (program application)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2009/09/22 10:45
S13	0	S11 and S12	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2009/09/22 10:45
S14	4385	(fault\$3 error\$3 fail\$3 corrupt\$3 problem malfunction defect\$3 bug) with inspect\$3 with (program application)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2009/09/22 10:46
S15	0	S11 and S14	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2009/09/22 10:46
S16	48801	inspect\$3 with (program application)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2009/09/22 10:47
S17	0	S11 and S16	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2009/09/22 10:47
S18	409730	(inspect\$3 check\$3 monitor\$3 track\$3) with (program application)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2009/09/22 10:47
S19	22	S11 and S18	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2009/09/22 10:55
S20	22	S19 and (gam\$3 videogam\$3)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2009/09/22 10:56

**9/ 22/ 09 11:55:27 AM**

**C:\ Documents and Settings\ MLe\ My Documents\ EAST\ Workspaces\ 11205121.wsp**



## UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
 United States Patent and Trademark Office  
 Address: COMMISSIONER FOR PATENTS  
 P.O. Box 1450  
 Alexandria, Virginia 22313-1450  
 www.uspto.gov

## BIB DATA SHEET

CONFIRMATION NO. 2910

<b>SERIAL NUMBER</b> 11/205,121	<b>FILING or 371(c) DATE</b> 08/17/2005 <b>RULE</b>	<b>CLASS</b> 714	<b>GROUP ART UNIT</b> 2114	<b>ATTORNEY DOCKET NO.</b> 276900US90		
<b>APPLICANTS</b> Jun Haishima, Tokyo, JAPAN; <b>** CONTINUING DATA *****</b> na dml <b>** FOREIGN APPLICATIONS *****</b> JAPAN 2004-245337 08/25/2004 yes dml <b>** IF REQUIRED, FOREIGN FILING LICENSE GRANTED **</b> 09/02/2005						
Foreign Priority claimed <input checked="" type="checkbox"/> Yes <input type="checkbox"/> No 35 USC 119(a-d) conditions met <input checked="" type="checkbox"/> Yes <input type="checkbox"/> No Verified and Acknowledged <u>/DIEU-MINH T LE/</u> Examiner's Signature		<input type="checkbox"/> Met after Allowance dml Initials	<b>STATE OR COUNTRY</b> JAPAN	<b>SHEETS DRAWINGS</b> 3	<b>TOTAL CLAIMS</b> 10	<b>INDEPENDENT CLAIMS</b> 3
<b>ADDRESS</b> OBLON, SPIVAK, MCCLELLAND MAIER & NEUSTADT, L.L.P. 1940 DUKE STREET ALEXANDRIA, VA 22314 UNITED STATES						
<b>TITLE</b> Information process device						
<b>FILING FEE RECEIVED</b> 1000	FEES: Authority has been given in Paper No. _____ to charge/credit DEPOSIT ACCOUNT No. _____ for following:		<input type="checkbox"/> All Fees <input type="checkbox"/> 1.16 Fees (Filing) <input type="checkbox"/> 1.17 Fees (Processing Ext. of time) <input type="checkbox"/> 1.18 Fees (Issue) <input type="checkbox"/> Other _____ <input type="checkbox"/> Credit			



Google

Google



Web Results 11 - 20 of about 26,300 for **memory stored boot program control device completed executing fault inspection program before game started**. (0.38 seconds)



Show options...

1. [PDF] [Malicious Code Detection for Open Firmware](#)

File Format: PDF/Adobe Acrobat - [View](#)

**started. Boot** firmware is the **program** that controls this pro- ... eral **devices**. The **boot program** runs **before** the operating .... that represents this **device**. That fcode **program** is **stored** in ..... ensure the basic properties of **memory**, **control** flow, and ..... Towards **fault**-tolerant and secure agen- try. In Proc. ...

[www.cs.cornell.edu/~kozen/papers/acsac.pdf](http://www.cs.cornell.edu/~kozen/papers/acsac.pdf) - [Similar](#)

by F Adelman - 2002 - [Cited by 13](#) - [Related articles](#)

2. [Embedded Control Systems Design/Operating systems - Wikibooks ...](#)

Apr 11, 2009 ... An operating system is a computer **program** that manages the hard and ... as we first **start** with a more general approach of operating systems. .... appear are perhaps a divide by zero, a **memory** segmentation **fault**, etc. .... Namespace:

**before** writing any code it is important to name your **device**. **Memory** ...

[en.wikibooks.org/wiki/...Control.../Operating\\_systems](http://en.wikibooks.org/wiki/...Control.../Operating_systems) - [Cached](#) - [Similar](#)

3. [PDF] [Fault-Tolerant Systems in A Space Environment: The CRC ARGOS ...](#)

File Format: PDF/Adobe Acrobat - [View as HTML](#)

(**executing** pieces of code two or more times), assigned signature **control** flow ... that stores the **boot program** and the operating system in a compressed format. .... This **complete** information will be given to the Collector to be **stored** and ..... modern operating systems take advantage of that for **memory** protection. ...

[ftp://reports.stanford.edu/pub/cstr/reports/csl/.../CSL-TR-96-774.pdf](http://ftp://reports.stanford.edu/pub/cstr/reports/csl/.../CSL-TR-96-774.pdf) - [Similar](#)

by PP Shirvani - [Related articles](#) - [All 11 versions](#)

4. [Backup Encyclopedia: V](#)

**Program** code and data are **stored** in random access **memory** (RAM) chips - also known ... copy the least recently used pages of **memory** to the hard disk drive, even **before** an ... to reflect the virtual address space of the currently **executing** processes, ... The Volume **Boot** Record (also known as the Volume **Boot** Sector or ...

[www.backupencyclopedia.com/glossary/v/v.html](http://www.backupencyclopedia.com/glossary/v/v.html) - [Cached](#) - [Similar](#)

5. [PDF] [BodySnatcher: Towards reliable volatile \*\*memory\*\* acquisition by software](#)

File Format: PDF/Adobe Acrobat - [View as HTML](#)

liably acquiring host **memory** by snatching **complete control** ... configured to be used as a **memory** acquisition **device**. ... contents of **memory** are **stored** in a file. Such **memory** .... tion OS executor into **memory**, then **executing** the acquisition ... Switching **program** flow from the host OS kernel to the acqui- ...

[www.dfrws.org/2007/proceedings/p126-schatz.pdf](http://www.dfrws.org/2007/proceedings/p126-schatz.pdf) - [Similar](#)

by B Schatz - [Cited by 10](#) - [Related articles](#) - [All 5 versions](#)

6. [\[PDF\] TransmetaTM CrusoeTM Hardware, Software, and Development Abstract ...](#)

File Format: PDF/Adobe Acrobat - [View](#)

der software **control**, allowing an individual operation to ..... **memory** is **stored** in a target-only part of host RAM. Sec- ... dled by **executing** instructions one-at-a-time until the **fault** ..... grade requires **boot** in a minute or less. Crusoe is tuned to ... was during **program start** when exceptions were frequent. ...

[amas-bt.cs.virginia.edu/2009proceedings/3-keppel-paper.pdf](http://amas-bt.cs.virginia.edu/2009proceedings/3-keppel-paper.pdf) - [Similar](#)

7. [\[PDF\] /tardir/tiffs/a416770.tiff](#)

File Format: PDF/Adobe Acrobat - [View as HTML](#)

safe **memory** management options. **Before**, we had to restrict programmers ... to **execute**, and this decision is beyond the programmers **control**. Nonde- ... is called **boot** firmware and is typically **stored** in ROM or other non-volatile **memory**. ... typically **device** drivers, will be loaded into the **boot program** and must ...

[handle.dtic.mil/100.2/ADA416770](http://handle.dtic.mil/100.2/ADA416770) - [Similar](#)

by FB Schneider - 2003 - [Cited by 2](#) - [Related articles](#) - [All 7 versions](#)

8. [\[PDF\] INSTALLATION GUIDE System Console Software 2.0](#)

File Format: PDF/Adobe Acrobat - [View](#)

The unit of the **program** in which the system is composed is called the package. ... information for system **fault** analysis to a backup tape **device**. .... 0.7 Using the **memory** error **inspection** function. (Solaris 7/Solaris 8 .... **Execute** the following command to **start** the daemon. ... All uninstallation **completed**. ...

[sysdoc.doors.ch/FUJITSUSIEMENS/scs\\_2\\_0\\_inst.pdf](http://sysdoc.doors.ch/FUJITSUSIEMENS/scs_2_0_inst.pdf) - [Similar](#)

9. [\[PDF\] The Parallel Board Tester Combining Parallel Boundary-Scan and ...](#)

File Format: PDF/Adobe Acrobat - [View as HTML](#)

and test software **executing** on the test objects. The test setup ... **boot program** via boundary- scan. This **boot** is an in- ... The EBoot is **stored** in flash **memory** and the DEST in RAM. .... advanced quality **control**, it would be possible to skip the ICT test. ... ports to a presentation and storing system saves **fault**- ...

[www.molesystems.com/.../Paralle%20Board%20Tester%20\(3.2\).pdf](http://www.molesystems.com/.../Paralle%20Board%20Tester%20(3.2).pdf) - [Similar](#)


10. [Computer Programming Software Terms, Glossary and Dictionary - D ...](#)

The Daemon **program**, often **started** at the time the system boots and runs



continuously without ... as bits and bytes **stored** in electronic **memory**, or as facts **stored** in a person's mind. ... Data elements usage can be discovered by **inspection** of software .... create and remove breakpoints, and **execute** your **program**. ...  
[www.networkdictionary.com/software/d.php](http://www.networkdictionary.com/software/d.php) - [Cached](#) - [Similar](#)

Tip: These results **do not include** the word "game". [Show results that include "game"](#).



memory stored boot program control device completed executing fault inspectio

[Search within results](#) - [Language Tools](#) - [Search Help](#) - [Dissatisfied? Help us improve](#) - [Try Google Experimental](#)

[Google Home](#) - [Advertising Programs](#) - [Business Solutions](#) - [Privacy](#) - [About Google](#)

Tue, 22 Sep 2009, 1:48:46 PM EST

Edit an existing query or  
compose a new query in the  
Search Query Display.

Select a search number (#)  
to:

- Add a query to the Search Query Display
- Combine search queries using AND, OR, or NOT
- Delete a search
- Run a search

## Search Query Display




## Recent Search Queries

Results

#1	((boot program executed)<in>metadata ) <and> ((fault occurs second memory)<in>metadata ) <and> ((before game started) <in>metadata )	0
#2	((boot program executed)<in>metadata ) <and> ((fault occurs second memory)<in>metadata ) <and> ((before game started) <in>metadata )	0
#3	((fault inspection program)<in>metadata ) <and> ((error display)<in>metadata ) <and> ((exterior gaming machine) <in>metadata )	0
#4	((fault inspection program)<in>metadata ) <and> ((stored mother board)<in>metadata ) <and> ((executed before game started)<in>metadata )	0
#5	((boot program )<in>metadata ) <and> ((control device ) <in>metadata ) <and> ((fault inspection program) <in>metadata )	0
#6	((bios haddisk)<in>metadata ) <and> ((fault inspection program)<in>metadata ) <and> ((before game started) <in>metadata )	0



## UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
 United States Patent and Trademark Office  
 Address: COMMISSIONER FOR PATENTS  
 P.O. Box 1450  
 Alexandria, Virginia 22313-1450  
 www.uspto.gov



Bib Data Sheet

CONFIRMATION NO. 2910

<b>SERIAL NUMBER</b> 11/205,121	<b>FILING OR 371(c) DATE</b> 08/17/2005 <b>RULE</b>	<b>CLASS</b> 714	<b>GROUP ART UNIT</b> 2114	<b>ATTORNEY DOCKET NO.</b> 276900US90	
<b>APPLICANTS</b> Jun Haishima, Tokyo, JAPAN; <b>** CONTINUING DATA *****</b> <b>** FOREIGN APPLICATIONS *****</b> JAPAN 2004-245337 08/25/2004 <b>IF REQUIRED, FOREIGN FILING LICENSE GRANTED</b> <b>** 09/02/2005</b>					
Foreign Priority claimed <input checked="" type="checkbox"/> yes <input type="checkbox"/> no 35 USC 119 (a-d) conditions <input checked="" type="checkbox"/> yes <input type="checkbox"/> no <input type="checkbox"/> Met after met Allowance Verified and Acknowledged _____ Examiner's Signature Initials		<b>STATE OR COUNTRY</b> JAPAN	<b>SHEETS DRAWING</b> 3	<b>TOTAL CLAIMS</b> 3	<b>INDEPENDENT CLAIMS</b> 1
<b>ADDRESS</b> 22850					
<b>TITLE</b> Gaming apparatus having memory fault detection					
<b>FILING FEE RECEIVED</b> 1000	FEES: Authority has been given in Paper No. _____ to charge/credit DEPOSIT ACCOUNT No. _____ for following:		<input type="checkbox"/> All Fees <input type="checkbox"/> 1.16 Fees ( Filing ) <input type="checkbox"/> 1.17 Fees ( Processing Ext. of time ) <input type="checkbox"/> 1.18 Fees ( Issue ) <input type="checkbox"/> Other _____ <input type="checkbox"/> Credit		

Docket No.: 276900US8/jkl

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

IN RE APPLICATION OF: Jun HAISHIMA

SERIAL NUMBER: 11/205,121

GROUP: 2114

FILED: August 17, 2005

EXAMINER: LE, DIEU MINH T.

FOR: **GAMING APPARATUS HAVING MEMORY FAULT DETECTION**

**AMENDMENT AFTER ALLOWANCE UNDER 37 C.F.R. § 1.312**

MAIL STOP ISSUE FEE  
COMMISSIONER FOR PATENTS  
P.O. BOX 1450  
ALEXANDRIA, VA 22313-1450

SIR:

In response to the Notice of Allowability dated September 25, 2009, please amend the above-identified application as follows:

**Amendments to the Claims** are reflected in the listing of claims which begins on page 2 of this paper.

**Remarks/Arguments** begin on page 6 of this paper.

**IN THE CLAIMS**

Please amend the claims as follows:

Claim 1 (Previously Presented): A gaming device configured to execute a game, the gaming device comprising:

a first memory device for storing a boot program executed when the gaming device is started to operate;

a mother board on which the first memory device is provided;

a second memory device for storing a game application program for the game, the second memory device being connected to the mother board; and

a control device for executing a fault inspection program for the gaming device to inspect whether or not a fault occurs in the second memory device and the game application program stored therein,

wherein the fault inspection program is stored in the first memory device, and the control device executes the fault inspection program when the gaming device is started to operate and completes the execution of the fault inspection program before the game is started.

Claim 2 (Previously Presented): The gaming device according to claim 1, wherein the first memory device is a ROM provided on the mother board,

wherein the second memory device is a hard disk which is independent from the mother board, and

wherein the control device executes the fault inspection program stored in the ROM to inspect whether or not the fault occurs in the hard disk.

Claim 3 (Currently Amended): The gaming device according to claim 1, wherein the gaming ~~machine~~ device is configured for business use.

Claim 4 (Currently Amended): A gaming device configured to execute a game, the gaming device comprising:

a first memory device configured to store a boot program executed when ~~the information process device of~~ the gaming ~~machine~~ device is started to operate;

a mother board on which the first memory device is provided;

a second memory device configured to store a game application program, the second memory device being connected to the mother board and electrically rewritable;

a control device configured to execute a fault inspection program to inspect whether or not a fault occurs in the second memory device and the game application program stored therein;

wherein the fault inspection program is stored in the first memory device, and the control device executes the fault inspection program every time the ~~information process~~ gaming device is started to operate and completes the execution of the fault inspection program before the game is started, and

wherein when the fault does not occur in the second memory device the game application program is started to execute and when the fault occurs in the second memory device an error is displayed on a display device located on ~~the~~ an exterior of the gaming ~~machine~~ device.

Claim 5 (Previously Presented): The gaming device according to Claim 4, wherein the first memory device is a ROM provided on the mother board,

wherein the second memory device is a hard disk which is independent from the mother board, and

wherein the control device executes the fault inspection program stored in the ROM to inspect whether or not the fault occurs in the hard disk.

Claim 6 (Previously Presented): The gaming device according to Claim 5, further comprising:

a RAM provided on the mother board;

wherein the game application program is loaded from the hard disk to the RAM and executed by the control device when the fault does not occur in the hard disk.

Claim 7 (Previously Presented): A gaming device configured to execute a game, the gaming device comprising:

a first memory device for storing a boot program executed when the gaming device is started to operate;

a mother board on which the first memory device is provided;

a second memory device for storing a game application program for the game and a BIOS, the second memory device being connected to the mother board; and

a control device for executing a fault inspection program for the gaming device to inspect whether or not a fault occurs in the second memory device and the game application program stored therein;

wherein the fault inspection program is stored in the first memory device, and the control device executes the boot program to initialize the BIOS stored in the second memory device before executing the fault inspection program when the gaming device is started to

operate, and completes the execution of the fault inspection program before the game is started.

Claim 8 (Currently Amended): The gaming device according to claim 1, wherein the first memory device and the mother board are located in the ~~information process~~ gaming device.

Claim 9 (Previously Presented): The gaming device according to claim 1, wherein the second memory device is a flash memory.

Claim 10 (Previously Presented): The gaming device according to Claim 4, wherein the display device is a liquid crystal display.



**REMARKS/ARGUMENTS**

Entry of this Amendment After Allowance under 37 C.F.R. § 1.312 is respectfully requested since it does not add any new matter. More specifically, the amendment to claims 3, 4 and 8 corrects antecedent errors. These antecedent errors in the claims were discovered by Applicant's attorney during a post-allowance review of the claims, and the attorney has been diligent in correcting any informalities that he has become aware of.

Respectfully Submitted,

OBLON, SPIVAK, McCLELLAND,  
MAIER & NEUSTADT, L.L.P.



---

Bradley D. Lytle  
Registration No. 40,073

Customer Number

**22850**

Tel. (703) 413-3000  
Fax. (703) 413-2220  
(OSMMN 07/09)

Craig R. Feinberg  
Registration No. 62,116

## Electronic Acknowledgement Receipt

<b>EFS ID:</b>	6596434
<b>Application Number:</b>	11205121
<b>International Application Number:</b>	
<b>Confirmation Number:</b>	2910
<b>Title of Invention:</b>	Gaming apparatus having memory fault detection
<b>First Named Inventor/Applicant Name:</b>	Jun Haishima
<b>Customer Number:</b>	22850
<b>Filer:</b>	Marvin Jay Spivak/Jerri Klatecki
<b>Filer Authorized By:</b>	Marvin Jay Spivak
<b>Attorney Docket Number:</b>	276900US90
<b>Receipt Date:</b>	08-DEC-2009
<b>Filing Date:</b>	17-AUG-2005
<b>Time Stamp:</b>	16:58:59
<b>Application Type:</b>	Utility under 35 USC 111(a)

### Payment information:

Submitted with Payment	no
------------------------	----

### File Listing:

Document Number	Document Description	File Name	File Size(Bytes)/ Message Digest	Multi Part /.zip	Pages (if appl.)
1		276900USAMN312.pdf	197106 09b624ad6a9dde84eee4812d4be1c85dc75952f4	yes	7

	Multipart Description/PDF files in .zip description		
	Document Description	Start	End
	Miscellaneous Incoming Letter	1	1
	Amendment after Notice of Allowance (Rule 312)	2	2
	Claims	3	6
	Applicant Arguments/Remarks Made in an Amendment	7	7

**Warnings:**

**Information:**

<b>Total Files Size (in bytes):</b>	197106
-------------------------------------	--------

**This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503.**

**New Applications Under 35 U.S.C. 111**

**If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.**

**National Stage of an International Application under 35 U.S.C. 371**

**If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.**

**New International Application Filed with the USPTO as a Receiving Office**

**If a new international application is being filed and the international application includes the necessary components for an international filing date (see PCT Article 11 and MPEP 1810), a Notification of the International Application Number and of the International Filing Date (Form PCT/RO/105) will be issued in due course, subject to prescriptions concerning national security, and the date shown on this Acknowledgement Receipt will establish the international filing date of the application.**

Docket No. 276900US8

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

INVENTOR(S) Jun HAISHIMA

SERIAL NO: 11/205,121

ART UNIT: 2114

FILING DATE: August 17, 2005

EXAMINER: LE, DIEU MINH T.

FOR: **GAMING APPARATUS HAVING MEMORY FAULT DETECTION**


**FEE TRANSMITTAL**

- ☒ No additional fee is required  
☐ Small entity status of this application under 37 C.F.R. §1.9 and §1.27 is claimed.

The Fee has been calculated as shown below:

FOR	NUMBER FILED	NUMBER EXTRA	RATE	CALCULATIONS
TOTAL CLAIMS	10 - 20 =	0	x \$52 =	\$0.00
INDEPENDENT CLAIMS	3 - 3 =	3	x \$220 =	\$660.00
<input type="checkbox"/> MULTIPLE DEPENDENT CLAIMS (If applicable)			+ \$390 =	\$0.00
<input type="checkbox"/> LATE FILING OF DECLARATION			+ \$130 =	\$0.00
BASIC FEES				\$0.00
TOTAL OF ABOVE CALCULATIONS				\$660.00
<input type="checkbox"/> REDUCTION BY 50% FOR FILING BY SMALL ENTITY				\$0.00
<input type="checkbox"/> FILING IN NON-ENGLISH LANGUAGE			+ \$130 =	\$0.00
TOTAL				\$660.00

- ☐ Please charge Deposit Account No. **15-0030** in the amount of \_\_\_\_
- ☐ Credit card payment is being made online (if electronically filed), or is attached hereto (if paper filed), in the amount of \_\_\_\_.
- ☒ The Director is hereby authorized to charge any additional fees which may be required for the papers being filed herewith and for which no payment is enclosed herewith, or credit any overpayment to Deposit Account No. **15-0030**, with the **EXCEPTION** of deficiencies in fees for multiple dependent claims in new applications.
- ☒ If these papers are not considered timely filed by the Patent and Trademark Office, then a petition is hereby made under 37 C.F.R. §1.136, and any additional fees required under 37 C.F.R. §1.136 for any necessary extension of time may be charged to Deposit Account No. 15-0030.

Submitted by: 

Bradley D. Lytle  
Registration No. 40,073

Customer Number

**22850**

Tel. (703) 413-3000  
Fax. (703) 413-2220  
(OSMMN 09/09)

Craig R. Feinberg  
Registration No. 62,116

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

<b>PATENT APPLICATION FEE DETERMINATION RECORD</b> Substitute for Form PTO-875					Application or Docket Number <b>11/205,121</b>		Filing Date <b>08/17/2005</b>		<input type="checkbox"/> To be Mailed	
<b>APPLICATION AS FILED – PART I</b>										
(Column 1)			(Column 2)		SMALL ENTITY <input type="checkbox"/>		OR		OTHER THAN SMALL ENTITY	
FOR	NUMBER FILED	NUMBER EXTRA	RATE (\$)	FEE (\$)	RATE (\$)	FEE (\$)				
<input type="checkbox"/> BASIC FEE (37 CFR 1.16(a), (b), or (c))	N/A	N/A	N/A		N/A					
<input type="checkbox"/> SEARCH FEE (37 CFR 1.16(k), (l), or (m))	N/A	N/A	N/A		N/A					
<input type="checkbox"/> EXAMINATION FEE (37 CFR 1.16(o), (p), or (q))	N/A	N/A	N/A		N/A					
TOTAL CLAIMS (37 CFR 1.16(i))	minus 20 =	*	X \$	=	OR	X \$	=			
INDEPENDENT CLAIMS (37 CFR 1.16(h))	minus 3 =	*	X \$	=		X \$	=			
<input type="checkbox"/> APPLICATION SIZE FEE (37 CFR 1.16(s))	If the specification and drawings exceed 100 sheets of paper, the application size fee due is \$250 (\$125 for small entity) for each additional 50 sheets or fraction thereof. See 35 U.S.C. 41(a)(1)(G) and 37 CFR 1.16(s).									
<input type="checkbox"/> MULTIPLE DEPENDENT CLAIM PRESENT (37 CFR 1.16(j))										
* If the difference in column 1 is less than zero, enter "0" in column 2.			TOTAL			TOTAL				
<b>APPLICATION AS AMENDED – PART II</b>										
(Column 1)			(Column 2)		(Column 3)		SMALL ENTITY		OR OTHER THAN SMALL ENTITY	
AMENDMENT	12/08/2009	CLAIMS REMAINING AFTER AMENDMENT	HIGHEST NUMBER PREVIOUSLY PAID FOR	PRESENT EXTRA	RATE (\$)	ADDITIONAL FEE (\$)	RATE (\$)	ADDITIONAL FEE (\$)		
Total (37 CFR 1.16(i))	* 10	Minus	** 20	= 0	X \$	=	OR	X \$52=	0	
Independent (37 CFR 1.16(h))	* 3	Minus	*** 3	= 0	X \$	=	OR	X \$220=	0	
<input type="checkbox"/> Application Size Fee (37 CFR 1.16(s))										
<input type="checkbox"/> FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM (37 CFR 1.16(j))							OR			
					TOTAL ADD'L FEE		OR	TOTAL ADD'L FEE	0	
(Column 1)			(Column 2)		(Column 3)		SMALL ENTITY		OR OTHER THAN SMALL ENTITY	
AMENDMENT		CLAIMS REMAINING AFTER AMENDMENT	HIGHEST NUMBER PREVIOUSLY PAID FOR	PRESENT EXTRA	RATE (\$)	ADDITIONAL FEE (\$)	RATE (\$)	ADDITIONAL FEE (\$)		
Total (37 CFR 1.16(i))	*	Minus	**	=	X \$	=	OR	X \$	=	
Independent (37 CFR 1.16(h))	*	Minus	***	=	X \$	=	OR	X \$	=	
<input type="checkbox"/> Application Size Fee (37 CFR 1.16(s))										
<input type="checkbox"/> FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM (37 CFR 1.16(j))							OR			
					TOTAL ADD'L FEE		OR	TOTAL ADD'L FEE		
<p>* If the entry in column 1 is less than the entry in column 2, write "0" in column 3.</p> <p>** If the "Highest Number Previously Paid For" IN THIS SPACE is less than 20, enter "20".</p> <p>*** If the "Highest Number Previously Paid For" IN THIS SPACE is less than 3, enter "3".</p> <p>The "Highest Number Previously Paid For" (Total or Independent) is the highest number found in the appropriate box in column 1.</p>										

Legal Instrument Examiner:  
/DARRYL FORTE/

This collection of information is required by 37 CFR 1.16. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. **SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.**

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.

## PART B - FEE(S) TRANSMITTAL

Complete and send this form, together with applicable fee(s), to: **Mail** Mail Stop ISSUE FEE  
**Commissioner for Patents**  
**P.O. Box 1450**  
**Alexandria, Virginia 22313-1450**  
**or Fax** (571)-273-2885

INSTRUCTIONS: This form should be used for transmitting the ISSUE FEE and PUBLICATION FEE (if required). Blocks 1 through 5 should be completed where appropriate. All further correspondence including the Patent, advance orders and notification of maintenance fees will be mailed to the current correspondence address as indicated unless corrected below or directed otherwise in Block 1, by (a) specifying a new correspondence address; and/or (b) indicating a separate "FEE ADDRESS" for maintenance fee notifications.

CURRENT CORRESPONDENCE ADDRESS (Note: Use Block 1 for any change of address)

22850

7590

09/25/2009

**CUSTOMER NUMBER**  
**22850**

Note: A certificate of mailing can only be used for domestic mailings of the Fee(s) Transmittal. This certificate cannot be used for any other accompanying papers. Each additional paper, such as an assignment or formal drawing, must have its own certificate of mailing or transmission.

## Certificate of Mailing or Transmission

Hereby certify that this Fee(s) Transmittal is being deposited with the United States Postal Service with sufficient postage for first class mail in an envelope addressed to the Mail Stop ISSUE FEE address above, or being facsimile transmitted to the USPTO (571) 273-2885, on the date indicated below.

(Depositor's name)
(Signature)
(Date)

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
11/205,121	08/17/2005	Jun Haishima	276900US90	2910

TITLE OF INVENTION: GAMING APPARATUS HAVING MEMORY FAULT DETECTION

APPLN. TYPE	SMALL ENTITY	ISSUE FEE DUE	PUBLICATION FEE DUE	PREV. PAID ISSUE FEE	TOTAL FEE(S) DUE	DATE DUE
nonprovisional	NO	\$1510	\$300	\$0	\$1810	12/28/2009

EXAMINER	ART UNIT	CLASS-SUBCLASS
I.F. DIEU MINH T	2114	714-036000

1. Change of correspondence address or indication of "Fee Address" (37 CFR 1.363).

- ☐ Change of correspondence address (or Change of Correspondence Address form PTO/SB/122) attached.
- ☐ "Fee Address" indication (or "Fee Address" Indication form PTO/SB/47; Rev 03-02 or more recent) attached. **Use of a Customer Number is required.**

2. For printing on the patent front page, list

- (1) the names of up to 3 registered patent attorneys or agents OR, alternatively,
- (2) the name of a single firm (having as a member a registered attorney or agent) and the names of up to 2 registered patent attorneys or agents. If no name is listed, no name will be printed.

1. Oblon, Spivak.
2. McClelland, Maier
3. & Neustadt, L.L.P.

3. ASSIGNEE NAME AND RESIDENCE DATA TO BE PRINTED ON THE PATENT (print or type)

PLEASE NOTE: Unless an assignee is identified below, no assignee data will appear on the patent. If an assignee is identified below, the document has been filed for recordation as set forth in 37 CFR 3.11. Completion of this form is NOT a substitute for filing an assignment.

(A) NAME OF ASSIGNEE

(B) RESIDENCE: (CITY and STATE OR COUNTRY)

UNIVERSAL ENTERTAINMENT CORPORATION

Tokyo, JAPAN

Please check the appropriate assignee category or categories (will not be printed on the patent): ☐ Individual ☒ Corporation or other private group entity ☐ Government

4a. The following fee(s) are submitted:

- ☒ Issue Fee
- ☒ Publication Fee (No small entity discount permitted)
- ☐ Advance Order - # of Copies \_\_\_\_\_

4b. Payment of Fee(s): (Please first reapply any previously paid issue fee shown above)

- ☐ A check is enclosed.
- ☒ Payment by credit card. Transmitted via EFS-Web.
- ☒ The Director is hereby authorized to charge the required fee(s), any deficiency, or credit any overpayment, to Deposit Account Number 15-0030 (enclose an extra copy of this form).

5. Change in Entity Status (from status indicated above)

- ☐ a. Applicant claims SMALL ENTITY status. See 37 CFR 1.27. ☐ b. Applicant is no longer claiming SMALL ENTITY status. See 37 CFR 1.27(g)(2).

NOTE: The Issue Fee and Publication Fee (if required) will not be accepted from anyone other than the applicant; a registered attorney or agent; or the assignee or other party in interest as shown by the records of the United States Patent and Trademark Office.

Authorized Signature

*Paul J. Killos*

Date

DEC 24 2009

Typed or printed name

Paul J. Killos

Registration No.

Application No. 59,001

This collection of information is required by 37 CFR 1.311. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, Virginia 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, Virginia 22313-1450.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

DOCKET NO.: 276900US8/ssa

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

IN RE APPLICATION OF: Jun HAISHIMA

SERIAL NUMBER: 11/205,121

GROUP: 2114

FILED: August 17, 2005

EXAMINER: LE, DIEU MINH T

FOR: GAMING APPARATUS HAVING MEMORY FAULT DETECTION

**REQUEST TO CORRECT TITLE OF INVENTION**


MAIL STOP ISSUE FEE  
COMMISSIONER FOR PATENTS  
P.O. BOX 1450  
ALEXANDRIA, VA 22313-1450

SIR:

In the matter of the above-identified application for patent, we hereby request correction of your records to reflect the correct title of the invention. The title of the invention should read as follows: **GAMING APPARATUS HAVING MEMORY FAULT DETECTION.**

Respectfully Submitted,

OBLON, SPIVAK, McCLELLAND,  
MAIER & NEUSTADT, L.L.P.



Bradley D. Lytle  
Registration No. 40,073

Customer Number

**22850**

Tel. (703) 413-3000  
Fax. (703) 413-2220  
(OSMMN 07/09)

Derek P. Benke

Registration No. 56,944

Paul J. Killos  
Registration No. 58,014

## Electronic Patent Application Fee Transmittal

<b>Application Number:</b>	11205121			
<b>Filing Date:</b>	17-Aug-2005			
<b>Title of Invention:</b>	Gaming apparatus having memory fault detection			
<b>First Named Inventor/Applicant Name:</b>	Jun Haishima			
<b>Filer:</b>	Marvin Jay Spivak/Mimi Chanthaphone			
<b>Attorney Docket Number:</b>	276900US90			
Filed as Large Entity				
<b>Utility under 35 USC 111(a) Filing Fees</b>				
<b>Description</b>	<b>Fee Code</b>	<b>Quantity</b>	<b>Amount</b>	<b>Sub-Total in USD(\$)</b>
<b>Basic Filing:</b>				
<b>Pages:</b>				
<b>Claims:</b>				
<b>Miscellaneous-Filing:</b>				
<b>Petition:</b>				
<b>Patent-Appeals-and-Interference:</b>				
<b>Post-Allowance-and-Post-Issuance:</b>				
Utility Appl issue fee	1501	1	1510	1510
Publ. Fee- early, voluntary, or normal	1504	1	300	300

IPR2020-01288



Description	Fee Code	Quantity	Amount	Sub-Total in USD(\$)
Extension-of-Time:				
Miscellaneous:				
Total in USD (\$)				1810

## Electronic Acknowledgement Receipt

<b>EFS ID:</b>	6706651
<b>Application Number:</b>	11205121
<b>International Application Number:</b>	
<b>Confirmation Number:</b>	2910
<b>Title of Invention:</b>	Gaming apparatus having memory fault detection
<b>First Named Inventor/Applicant Name:</b>	Jun Haishima
<b>Customer Number:</b>	22850
<b>Filer:</b>	Marvin Jay Spivak/Mimi Chanthaphone
<b>Filer Authorized By:</b>	Marvin Jay Spivak
<b>Attorney Docket Number:</b>	276900US90
<b>Receipt Date:</b>	24-DEC-2009
<b>Filing Date:</b>	17-AUG-2005
<b>Time Stamp:</b>	10:42:41
<b>Application Type:</b>	Utility under 35 USC 111(a)

### Payment information:

Submitted with Payment	yes
Payment Type	Credit Card
Payment was successfully received in RAM	\$1810
RAM confirmation Number	10031
Deposit Account	
Authorized User	

### File Listing:

Document Number	Document Description	File Name	File Size(Bytes)/ Message Digits	Multi Part (if appl.)	Pages (if appl.)
-----------------	----------------------	-----------	-------------------------------------	--------------------------	---------------------

1		276900USISSUEFEE.pdf	117762 3a873b2a4278c6116944b2093818713d93d3ec8f	yes	2				
	<b>Multipart Description/PDF files in .zip description</b>								
	<b>Document Description</b>		<b>Start</b>	<b>End</b>					
	Issue Fee Payment (PTO-85B)		1	1					
	Miscellaneous Incoming Letter		2	2					
<b>Warnings:</b>									
<b>Information:</b>									
2	Fee Worksheet (PTO-875)	fee-info.pdf	31492 b28549c35a5386003193041266d4a79bc98ce1be	no	2				
<b>Warnings:</b>									
<b>Information:</b>									
<b>Total Files Size (in bytes):</b>			149254						
<p><b>This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503.</b></p> <p><b><u>New Applications Under 35 U.S.C. 111</u></b>  <b>If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.</b></p> <p><b><u>National Stage of an International Application under 35 U.S.C. 371</u></b>  <b>If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.</b></p> <p><b><u>New International Application Filed with the USPTO as a Receiving Office</u></b>  <b>If a new international application is being filed and the international application includes the necessary components for an international filing date (see PCT Article 11 and MPEP 1810), a Notification of the International Application Number and of the International Filing Date (Form PCT/RO/105) will be issued in due course, subject to prescriptions concerning national security, and the date shown on this Acknowledgement Receipt will establish the international filing date of the application.</b></p>									



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NUMBER	FILING or 371(c) DATE	GRP ART UNIT	FIL FEE REC'D	ATTY. DOCKET NO	TOT CLAIMS	IND CLAIMS
11/205,121	08/17/2005	2114	1300	276900US90	3	1

CONFIRMATION NO. 2910

CORRECTED FILING RECEIPT



22850  
OBLON, SPIVAK, MCCLELLAND MAIER & NEUSTADT, L.L.P.  
1940 DUKE STREET  
ALEXANDRIA, VA 22314

Date Mailed: 12/30/2009

Receipt is acknowledged of this non-provisional patent application. The application will be taken up for examination in due course. Applicant will be notified as to the results of the examination. Any correspondence concerning the application must include the following identification information: the U.S. APPLICATION NUMBER, FILING DATE, NAME OF APPLICANT, and TITLE OF INVENTION. Fees transmitted by check or draft are subject to collection. Please verify the accuracy of the data presented on this receipt. **If an error is noted on this Filing Receipt, please submit a written request for a Filing Receipt Correction. Please provide a copy of this Filing Receipt with the changes noted thereon. If you received a "Notice to File Missing Parts" for this application, please submit any corrections to this Filing Receipt with your reply to the Notice. When the USPTO processes the reply to the Notice, the USPTO will generate another Filing Receipt incorporating the requested corrections**

**Applicant(s)**

Jun Haishima, Tokyo, JAPAN;

**Assignment For Published Patent Application**

Aruze Corp., Tokyo, JAPAN

**Power of Attorney:** The patent practitioners associated with Customer Number 022850

**Domestic Priority data as claimed by applicant**

**Foreign Applications**

JAPAN 2004-245337 08/25/2004

**If Required, Foreign Filing License Granted:** 09/02/2005

The country code and number of your priority application, to be used for filing abroad under the Paris Convention, is **US 11/205,121**

**Projected Publication Date:** Not Applicable

**Non-Publication Request:** No

**Early Publication Request:** No

**Title**

GAMING APPARATUS HAVING MEMORY FAULT DETECTION

**Preliminary Class**

714

**PROTECTING YOUR INVENTION OUTSIDE THE UNITED STATES**

Since the rights granted by a U.S. patent extend only throughout the territory of the United States and have no effect in a foreign country, an inventor who wishes patent protection in another country must apply for a patent in a specific country or in regional patent offices. Applicants may wish to consider the filing of an international application under the Patent Cooperation Treaty (PCT). An international (PCT) application generally has the same effect as a regular national patent application in each PCT-member country. The PCT process **simplifies** the filing of patent applications on the same invention in member countries, but **does not result** in a grant of "an international patent" and does not eliminate the need of applicants to file additional documents and fees in countries where patent protection is desired.

Almost every country has its own patent law, and a person desiring a patent in a particular country must make an application for patent in that country in accordance with its particular laws. Since the laws of many countries differ in various respects from the patent law of the United States, applicants are advised to seek guidance from specific foreign countries to ensure that patent rights are not lost prematurely.

Applicants also are advised that in the case of inventions made in the United States, the Director of the USPTO must issue a license before applicants can apply for a patent in a foreign country. The filing of a U.S. patent application serves as a request for a foreign filing license. The application's filing receipt contains further information and guidance as to the status of applicant's license for foreign filing.

Applicants may wish to consult the USPTO booklet, "General Information Concerning Patents" (specifically, the section entitled "Treaties and Foreign Patents") for more information on timeframes and deadlines for filing foreign patent applications. The guide is available either by contacting the USPTO Contact Center at 800-786-9199, or it can be viewed on the USPTO website at <http://www.uspto.gov/web/offices/pac/doc/general/index.html>.

For information on preventing theft of your intellectual property (patents, trademarks and copyrights), you may wish to consult the U.S. Government website, <http://www.stopfakes.gov>. Part of a Department of Commerce initiative, this website includes self-help "toolkits" giving innovators guidance on how to protect intellectual property in specific countries such as China, Korea and Mexico. For questions regarding patent enforcement issues, applicants may call the U.S. Government hotline at 1-866-999-HALT (1-866-999-4158).

**LICENSE FOR FOREIGN FILING UNDER****Title 35, United States Code, Section 184****Title 37, Code of Federal Regulations, 5.11 & 5.15****GRANTED**

The applicant has been granted a license under 35 U.S.C. 184, if the phrase "IF REQUIRED, FOREIGN FILING LICENSE GRANTED" followed by a date appears on this form. Such licenses are issued in all applications where the conditions for issuance of a license have been met, regardless of whether or not a license may be required as

set forth in 37 CFR 5.15. The scope and limitations of this license are set forth in 37 CFR 5.15(a) unless an earlier license has been issued under 37 CFR 5.15(b). The license is subject to revocation upon written notification. The date indicated is the effective date of the license, unless an earlier license of similar scope has been granted under 37 CFR 5.13 or 5.14.

This license is to be retained by the licensee and may be used at any time on or after the effective date thereof unless it is revoked. This license is automatically transferred to any related applications(s) filed under 37 CFR 1.53(d). This license is not retroactive.

The grant of a license does not in any way lessen the responsibility of a licensee for the security of the subject matter as imposed by any Government contract or the provisions of existing laws relating to espionage and the national security or the export of technical data. Licensees should apprise themselves of current regulations especially with respect to certain countries, of other agencies, particularly the Office of Defense Trade Controls, Department of State (with respect to Arms, Munitions and Implements of War (22 CFR 121-128)); the Bureau of Industry and Security, Department of Commerce (15 CFR parts 730-774); the Office of Foreign Assets Control, Department of Treasury (31 CFR Parts 500+) and the Department of Energy.

#### **NOT GRANTED**

No license under 35 U.S.C. 184 has been granted at this time, if the phrase "IF REQUIRED, FOREIGN FILING LICENSE GRANTED" DOES NOT appear on this form. Applicant may still petition for a license under 37 CFR 5.12, if a license is desired before the expiration of 6 months from the filing date of the application. If 6 months has lapsed from the filing date of this application and the licensee has not received any indication of a secrecy order under 35 U.S.C. 181, the licensee may foreign file the application pursuant to 37 CFR 5.15(b).



## UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
 United States Patent and Trademark Office  
 Address: COMMISSIONER FOR PATENTS  
 P.O. Box 1450  
 Alexandria, Virginia 22313-1450  
 www.uspto.gov



Bib Data Sheet

CONFIRMATION NO. 2910

<b>SERIAL NUMBER</b> 11/205,121	<b>FILING OR 371(c) DATE</b> 08/17/2005 <b>RULE</b>	<b>CLASS</b> 714	<b>GROUP ART UNIT</b> 2114	<b>ATTORNEY DOCKET NO.</b> 276900US90
<b>APPLICANTS</b> Jun Haishima, Tokyo, JAPAN;				
<b>** CONTINUING DATA *****</b>				
<b>** FOREIGN APPLICATIONS *****</b> JAPAN 2004-245337 08/25/2004				
<b>IF REQUIRED, FOREIGN FILING LICENSE GRANTED</b> <b>** 09/02/2005</b>				
Foreign Priority claimed <input type="checkbox"/> yes <input type="checkbox"/> no 35 USC 119 (a-d) conditions <input type="checkbox"/> yes <input type="checkbox"/> no <input type="checkbox"/> Met after met Allowance		<b>STATE OR COUNTRY</b> JAPAN	<b>SHEETS DRAWING</b> 3	<b>TOTAL CLAIMS</b> 3
Verified and Acknowledged		<b>INDEPENDENT CLAIMS</b> 1		
<b>ADDRESS</b> 22850				
<b>TITLE</b> GAMING APPARATUS HAVING MEMORY FAULT DETECTION				
<b>FILING FEE RECEIVED</b> 1300	FEES: Authority has been given in Paper No. _____ to charge/credit DEPOSIT ACCOUNT No. _____ for following:		<input type="checkbox"/> All Fees <input type="checkbox"/> 1.16 Fees ( Filing ) <input type="checkbox"/> 1.17 Fees ( Processing Ext. of time ) <input type="checkbox"/> 1.18 Fees ( Issue ) <input type="checkbox"/> Other _____ <input type="checkbox"/> Credit	

Docket No.: 276900US8/jkl

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

IN RE APPLICATION OF: Jun HAISHIMA

SERIAL NUMBER: 11/205,121

GROUP: 2114

FILED: August 17, 2005

EXAMINER: LE, DIEU MINH T.

FOR: **GAMING APPARATUS HAVING MEMORY FAULT DETECTION**

O.K. to enter

/dml/

01/04/10

**AMENDMENT AFTER ALLOWANCE UNDER 37 C.F.R. § 1.312**

MAIL STOP ISSUE FEE  
COMMISSIONER FOR PATENTS  
P.O. BOX 1450  
ALEXANDRIA, VA 22313-1450

SIR:

In response to the Notice of Allowability dated September 25, 2009, please amend the above-identified application as follows:

**Amendments to the Claims** are reflected in the listing of claims which begins on page 2 of this paper.

**Remarks/Arguments** begin on page 6 of this paper.





# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

11/205,121

08/17/2005

Jun Haishima

276900US90

2910

22850

7590

01/12/2010

OBLON, SPIVAK, MCCLELLAND MAIER & NEUSTADT, L.L.P.

1940 DUKE STREET

ALEXANDRIA, VA 22314

EXAMINER

LE, DIEU MINH T

ART UNIT

PAPER NUMBER

2114

NOTIFICATION DATE

DELIVERY MODE

01/12/2010

ELECTRONIC

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

patentdocket@oblon.com

oblonpat@oblon.com

jgardner@oblon.com

<b>Response to Rule 312 Communication</b>	<b>Application No.</b>	<b>Applicant(s)</b>
	11/205,121	HAISHIMA, JUN
	<b>Examiner</b>	<b>Art Unit</b>
	Dieu-Minh Le	2114

**-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --**

1. ☒ The amendment filed on 08 December 2009 under 37 CFR 1.312 has been considered, and has been:

a) ☐ entered.

b) ☒ entered as directed to matters of form not affecting the scope of the invention.

c) ☐ disapproved because the amendment was filed after the payment of the issue fee.

Any amendment filed after the date the issue fee is paid must be accompanied by a petition under 37 CFR 1.313(c)(1) and the required fee to withdraw the application from issue.

d) ☐ disapproved. See explanation below.

e) ☐ entered in part. See explanation below.

The request to correct title of invention filed on 12/24/2009 also has been entered.

/Scott T Baderman/  
Supervisory Patent Examiner, Art Unit 2114



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	ISSUE DATE	PATENT NO.	ATTORNEY DOCKET NO.	CONFIRMATION NO.
11/205,121	02/16/2010	7664988	276900US90	2910

22850 7590 01/27/2010  
OBLON, SPIVAK, MCCLELLAND MAIER & NEUSTADT, L.L.P.  
1940 DUKE STREET  
ALEXANDRIA, VA 22314

## ISSUE NOTIFICATION

The projected patent number and issue date are specified above.

### **Determination of Patent Term Adjustment under 35 U.S.C. 154 (b)** (application filed on or after May 29, 2000)

The Patent Term Adjustment is 439 day(s). Any patent to issue from the above-identified application will include an indication of the adjustment on the front page.

If a Continued Prosecution Application (CPA) was filed in the above-identified application, the filing date that determines Patent Term Adjustment is the filing date of the most recent CPA.

Applicant will be able to obtain more detailed information by accessing the Patent Application Information Retrieval (PAIR) WEB site (<http://pair.uspto.gov>).

Any questions regarding the Patent Term Extension or Adjustment determination should be directed to the Office of Patent Legal Administration at (571)-272-7702. Questions relating to issue and publication fee payments should be directed to the Application Assistance Unit (AAU) of the Office of Data Management (ODM) at (571)-272-4200.

APPLICANT(s) (Please see PAIR WEB site <http://pair.uspto.gov> for additional applicants):

Jun Haishima, Tokyo, JAPAN;