EEE TRANSACTIONS ON **PARALLEL AND DISTRIBUTED SYSTEM** A publication of the IEEE Computer Society

MARCH 2002	VOLUME 13	NUMBER 3	ITDSEO	(ISSN 1045-9219)	
2					
IN5					
EL24		This resource is also available			
PDS		on the WWW. Use MadCat to launch.			

REGULAR PAPERS

Fast Sorting Algorithms on a Linear Array with a Reconfigurable Pipelined Bus System 212 A. Datta, S. Soundaralakshmi, and R. Owens 212 Dynamic Cluster Resource Allocations for Jobs with Known and Unknown Memory Demands 223 Dynamic Cluster Resource Allocations for Jobs with Known and Unknown Memory Demands 223 Compilers 223 An Advanced Compiler Framework for Non-Cache-Coherent Multiprocessors 241 Ieterogeneous Computing 241 Performance-Effective and Low-Complexity Task Scheduling for Heterogeneous Computing 260 H. Topcuoglu, S. Hariri, and MY. Wu 260 nterconnection Networks 275 Machine Architecture 290 Machine Arc	Applications and Algorithms	
Fast Sorting Algorithms on a Linear Array with a Reconfigurable Pipelined Bus System 212 A. Datta, S. Soundaralakshmi, and R. Owens 212 System Computing 212 Dynamic Cluster Resource Allocations for Jobs with Known and Unknown Memory Demands 223 L. Xiao, S. Chen, and X. Zhang 223 Compilers 223 An Advanced Compiler Framework for Non-Cache-Coherent Multiprocessors 241 Ieterogeneous Computing 241 Performance-Effective and Low-Complexity Task Scheduling for Heterogeneous Computing 260 H. Topcuoglu, S. Hariri, and MY. Wu 260 nterconnection Networks 275 HIPIQS: A High-Performance Switch Architecture Using Input Queuing 275 R. Sivaram, C.B. Stunkel, and D.K. Panda 275 Vachine Architecture 275 KAPID-Cache —A Reliable and Inexpensive Write Cache for High Performance Storage Systems 275 Y. Hu, T. Nightingale, and Q. Yang 290	An Efficient Partitioning Algorithm for Distributed Virtual Environment Systems	
Fast Sorting Algorithms on a Linear Array with a Reconfigurable Pipelined Bus System 212 A. Datta, S. Soundaralakshmi, and R. Owens 212 System Computing 212 Dynamic Cluster Resource Allocations for Jobs with Known and Unknown Memory Demands 223 L. Xiao, S. Chen, and X. Zhang 223 Compilers 223 An Advanced Compiler Framework for Non-Cache-Coherent Multiprocessors 241 Ieterogeneous Computing 241 Performance-Effective and Low-Complexity Task Scheduling for Heterogeneous Computing 260 H. Topcuoglu, S. Hariri, and MY. Wu 260 nterconnection Networks 275 HIPIQS: A High-Performance Switch Architecture Using Input Queuing 275 R. Sivaram, C.B. Stunkel, and D.K. Panda 275 Vachine Architecture 275 KAPID-Cache —A Reliable and Inexpensive Write Cache for High Performance Storage Systems 275 Y. Hu, T. Nightingale, and Q. Yang 290	J.C.S. Lui and M.F. Chan	193
A. Datta, S. Soundaralakshmi, and R. Owens 212 Sustering Computing Dynamic Cluster Resource Allocations for Jobs with Known and Unknown Memory Demands 223 L. Xiao, S. Chen, and X. Zhang 223 Sompilers 223 An Advanced Compiler Framework for Non-Cache-Coherent Multiprocessors 241 Ieterogeneous Computing 241 Performance-Effective and Low-Complexity Task Scheduling for Heterogeneous Computing 260 Nterconnection Networks 260 HIPIQS: A High-Performance Switch Architecture Using Input Queuing 275 R. Sivaram, C.B. Stunkel, and D.K. Panda 275 Machine Architecture 275 RAPID-Cache—A Reliable and Inexpensive Write Cache for High Performance Storage Systems 275 Y. Hu, T. Nightingale, and Q. Yang 290	Fast Sorting Algorithms on a Linear Array with a Reconfigurable Pipelined Bus System	
Slustering Computing Dynamic Cluster Resource Allocations for Jobs with Known and Unknown Memory Demands 223 L. Xiao, S. Chen, and X. Zhang 223 Sompilers 223 An Advanced Compiler Framework for Non-Cache-Coherent Multiprocessors 241 Ieterogeneous Computing 241 Performance-Effective and Low-Complexity Task Scheduling for Heterogeneous Computing 260 Netronnection Networks 260 HIPIQS: A High-Performance Switch Architecture Using Input Queuing 275 R. Sivaram, C.B. Stunkel, and D.K. Panda 275 Machine Architecture 275 RAPID-Cache—A Reliable and Inexpensive Write Cache for High Performance Storage Systems 275 Y. Hu, T. Nightingale, and Q. Yang 290	A. Datta, S. Soundaralakshmi, and R. Owens	212
L. Xiao, S. Chen, and X. Zhang	Clustering Computing	
L. Xiao, S. Chen, and X. Zhang	Dynamic Cluster Resource Allocations for Jobs with Known and Unknown Memory Demands	
Compilers An Advanced Compiler Framework for Non-Cache-Coherent Multiprocessors 241 Y. Paek, A. Navarro, E. Zapata, J. Hoeflinger, and D. Padua 241 Ieterogeneous Computing 241 Performance-Effective and Low-Complexity Task Scheduling for Heterogeneous Computing 260 H. Topcuoglu, S. Hariri, and MY. Wu 260 nterconnection Networks 260 HIPIQS: A High-Performance Switch Architecture Using Input Queuing 275 R. Sivaram, C.B. Stunkel, and D.K. Panda 275 Machine Architecture 275 RAPID-Cache—A Reliable and Inexpensive Write Cache for High Performance Storage Systems 290 Y. Hu, T. Nightingale, and Q. Yang. 290	L. Xiao, S. Chen, and X. Zhang	223
An Advanced Compiler Framework for Non-Cache-Coherent Multiprocessors 241 Y. Paek, A. Navarro, E. Zapata, J. Hoeflinger, and D. Padua 241 Heterogeneous Computing 241 Performance-Effective and Low-Complexity Task Scheduling for Heterogeneous Computing 260 H. Topcuoglu, S. Hariri, and MY. Wu 260 nterconnection Networks 260 HIPIQS: A High-Performance Switch Architecture Using Input Queuing 275 R. Sivaram, C.B. Stunkel, and D.K. Panda 275 Machine Architecture 275 RAPID-Cache—A Reliable and Inexpensive Write Cache for High Performance Storage Systems 290 Y. Hu, T. Nightingale, and Q. Yang. 290	compilers	220
Y. Paek, A. Navarro, E. Zapata, J. Hoeflinger, and D. Padua 241 Ieterogeneous Computing 260 Performance-Effective and Low-Complexity Task Scheduling for Heterogeneous Computing 260 H. Topcuoglu, S. Hariri, and MY. Wu 260 nterconnection Networks 260 HIPIQS: A High-Performance Switch Architecture Using Input Queuing 275 R. Sivaram, C.B. Stunkel, and D.K. Panda 275 Vachine Architecture 275 Nachine Architecture 275 Y. Hu, T. Nightingale, and Q. Yang. 290	An Advanced Compiler Framework for Non-Cache-Coherent Multiprocessors	
Performance-Effective and Low-Complexity Task Scheduling for Heterogeneous Computing 260 H. Topcuoglu, S. Hariri, and MY. Wu 260 nterconnection Networks 260 HIPIQS: A High-Performance Switch Architecture Using Input Queuing 275 R. Sivaram, C.B. Stunkel, and D.K. Panda 275 Vachine Architecture 275 RAPID-Cache—A Reliable and Inexpensive Write Cache for High Performance Storage Systems 290 Y. Hu, T. Nightingale, and Q. Yang. 290	Y. Paek, A. Navarro, E. Zapata, J. Hoeflinger, and D. Padua	241
H. Topcuoglu, S. Hariri, and MY. Wu	leterogeneous Computing	641
H. Topcuoglu, S. Hariri, and MY. Wu	Performance-Effective and Low-Complexity Task Scheduling for Heterogeneous Computing	
nterconnection Networks HIPIQS: A High-Performance Switch Architecture Using Input Queuing 275 R. Sivaram, C.B. Stunkel, and D.K. Panda 275 Vachine Architecture 275 RAPID-Cache—A Reliable and Inexpensive Write Cache for High Performance Storage Systems 290 Y. Hu, T. Nightingale, and Q. Yang. 290	H. Topcuoglu, S. Hariri, and MY. Wu	260
R. Sivaram, C.B. Stunkel, and D.K. Panda	nterconnection Networks	
R. Sivaram, C.B. Stunkel, and D.K. Panda	HIPIQS: A High-Performance Switch Architecture Using Input Queuing	
Nachine Architecture RAPID-Cache—A Reliable and Inexpensive Write Cache for High Performance Storage Systems Y. Hu, T. Nightingale, and Q. Yang	R. Sivaram, C.B. Stunkel, and D.K. Panda	975
Y. Hu, T. Nightingale, and Q. Yang	Machine Architecture	215
Vanning Applications to Machines	RAPID-Cache—A Reliable and Inexpensive Write Cache for High Performance Storage Systems Y. Hu, T. Nightingale, and Q. Yang	200
happing Applications to Machines	Apping Applications to Machines	230
Matching and Scheduling Algorithms for Minimizing Execution Time and Failure Probability of	Matching and Scheduling Algorithms for Minimizing Execution Time and Failure Probability of	
Applications in Heterogeneous Computing		
A. Dogan and F. Özgünger	A. Dogan and F. Özgünger	308
Theory	heory	
Fair and Efficient Packet Scheduling Using Elastic Round Robin	Fair and Efficient Packet Scheduling Using Elastic Round Robin	
CC Keeberry II Cotto and CC R and	S.S. Kanhere, H. Sethu, and A.B. Parekh	324

hide all and the state of the s

an rai, dans-

Δ

COMPUTER SOCIETY http://computer.org



Find authenticated court documents without watermarks at docketalarm.com.



The IEEE Computer Society is an association of people with professional interest in the field of computers. All members of the IEEE are eligible for membership in the Computer Society, as are members of certain professional societies and other computer professionals. Computer Society members will receive this Transactions upon payment of the annual Society membership fee (\$35 for IEEE members, \$78 for all others) plus an annual subscription fee (paper only: \$38; electronic only: \$30 upon payment or the annual society memorship rec (s5) for 1622 memory, 3/6 for an onners) pros an annual subscription fee (paper only, 350; electronic only, 350; combination; 549). For additional membership and subscription information, visit our Web site at http://oonputer.org/subscription copies of Transactions are for to IEEE Computer Society, 10662 Los Vaqueros Circle, PO Box 3014, Los Alamitos, CA 90720-1314 USA. Individual subscription copies of Transactions are for personal use only

IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS

EDITOR-IN-CHIEF PEN-CHUNG YEW UNIVERSITY OF MINNESOTA DEPT. OF COMPUTER SCIENCE 200 UNION STREET, SE 4-192 EE/CS BUILDING MINNEAPOLIS, MN 55455 YEW@CS.UMN.EDU

Editorial Board

ESMOND G. NG Lawrence Berkeley Nat'l Lab. EGNg@Ibl.gov

Yvis Romer Ecole Normale Supérieure de Lyon Yves.Roberbillens-lyon.fr

Irsucs.uiuc.edu

AT&T Shannon Laboratory rick@research.att.com

Univ. of Massachusette rameshilles.umass.edu

NFERALSURI Chalmers University suri@ce.chalmers.se

In Wu Florida Atlantic University jieŭcse fau eduTaŭ Yawa Univ. of California, Santa B tyangües uesb.edu inta Barbara

YUANYUAN YANA SUNY, Stony Brook yang@ece.sunysb.edu

WEI ZHAO Texas A & M Univ. zhao@cs.tamu.edu

TAUR ZNATI University of Pittsburgh znati@cs.pitt.edu

WILLY ZWAENEPOEL Rice University willy@cs.rice.edu

MANUSCRIPT SUBMISSIONS / STATUS INQUIRIES: For information on submitting a manuscript or on a paper awaiting publication, please contact: Transactions Assistant TPDS, IEEE Computer Society, 10662 Los Vaqueros Circle, PO Box 3014, Los Alamitos, CA 90720-1314 USA; EMAIL: tpds@computer.org, PHONE +1 714.821.8380; FAX: +1 714.821.4010

(D) IEEE COMPUTER SOCIETY

Officers

CARL CHANG, VP, Educational Activities JAMES H. CROSS, VP, Chapter Activities LEWELL JOHNSON, Second VP, Standards Activities DEBORAN SCHMORUS, First VV, Pichnical Activities DEBORAN M. COPPER, Secretary

Publications Board Vice President: RANGACHAR KASTUII Vice Chair: RICHARD KEMMERER

Editors-in-Chief THOMAS J. BERGIN FRANCIS SULLIVAN JAMES H. AYLOR Magazines hies & Applications: Design & Test: Intelligent Systems: JAMES J. THOMAS FRANK FERRANTE DANIEL E. O'LEARY Internet Computing IT Professional: MUNINDAR P. SINGH RAIESH GUPTA Micro: Multimedia: Perussive Computing: Software: KEN SAKAMURA FORCHUZAN CONSPAND M. SATVANARAVANAN STEVEN C. MCCONNELL

Executive Staff

ANNE MARIE KELLY, Director, Volunteer Services

DOUG BLOUGH Georgia Institute of Technology doug bloughteee,gatech.edu

ALOR N. CHOUDHARY Northwestern University choudhar@ece.nwu.edu

NANCY AMATO

Texas A&M University amato@cs.tamu.edu

MICHIEL COSNARD INRIA Michel.Cosnard@inria.fr

SANDHYA DWARKADAS University of Rochester sandhya@cs.rochester.edu Mooraz ELNOZAHY IBM Austin Research Lab mootaz@us.ibm.com

BRUCE MAGES Carnegie Mellon University bmm@cs.cmu.edu

MARCARET MARTONESI Princeton University martonosi@princeton.edu

PHIL MCKINLEY Michigan State University mckinley@cps.msu.edu

NANDA IBM TJ Watson Research Center ashwini@us.ibm.com

Old Dominion University olariu@cs.odu.edu KRISHNA V. PALEM

Courant Inst. Of Math. Sciences. palem@cs.nyu.edu

KISHAV PINGALI Cornell University pingali@cs.cornell.edu

STEPHAN OLARIU

TIMOTHY M. PINKSTON University of Southern California , tpink@charity.usc.edu LUI SHA. Univ of Illinois, Urbana-Champaign

RICHARD D. SCHLICHTING

RAMINGH & STEAMAN

WOLFGANG GILOI, Troasure JAMES D. ISAAK, IEEE Division V Director W. WILLIAMS, 2001-2002 IEEE Division VIII Director DAVID HENNAGE, Executive Director THOMAS W.

Editors-in-Chief

Editors-in-Chief JEAN-LOC GAUDROI PHILIP S. YU TOM LA PORTA TSUHAN CHEN MIRE LIU PEN YEW RAMA CHELLATTA HUM KAWATT

JOHN KNIGHT

IEEE CS Press: MICHAEL WILLIAMS

EBY FRIEDMAN HANS HAGEN

Transactions

Transactions Computers: Knowledge & Data Engineering: Mobile Computing: Multimedia: Networking: Basellet & Distributed Soctore

Parallel & Distributed Systems

Pattern Analysis & Machine Intelligence Software Engineering: Very Large Scale Integration: Visualization & Computer Graphics.

Members-at-Large

ANGELA BURGESS (ex officia) GABRIELLA SANNITI DI BAIA THOMAS KEERE ANAND TRIPATHI

WILLS ROAC, President STEPHEN L. DIAMOND, President-Elect BEN WAN, Past President RANGACHAR KASTUR, VP. Publications JURY ENCEL, VP. Conferences & Tutorials

Magazine Operations Chair: Transactions Operations Chair: Publications Operations Chair: IEEE PAB Liaison:

OCKF

Δ

RM

GEORGE CYBENKO STEVEN L. TANIMOTO MARK CHRISTENSEN RANGACHAR KASTURI

DAVID HENNAGE, Executive Director ANGELA BUICESS, Publisher VICILT S. DOAN, Chief Financial Officer

IOHIN C. KEATON, Manager, Research and Planning ROBERT CARE Director. Information Technology & Services

Transactions Department ALICIA L. BARRETT, Production Manager

FALLOR J. DOBABLE, J. PORTAGINE SUPPTIESO SUZANNI WINNIE, PART Review Supervision PLAR LAWTHORNE, KATEN SANTA MARIA, Production Editors YU-TCU TSAN, JUAN TURNAUCH, Electronic Media Assistante SELINA NORMAN, Transactions Assistant

IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS is published monthly by the IEEE Computer Society. IEEE Corporate Office: Three Park Avenue, 17th Floor, New York, NY 10016-5997 USA. Responsibility for it content rasts upon the authors and not upon the IEEE or the IEEE Computer Society. IEEE Computer Society Publications Office: 10662 Los Vaquenos Circle, PO Box 3014, Los Alamitos, CA 90720-1314 USA. IEEE Computer Society Publications Office: 10662 Los Vaquenos Circle, PO Box 3014, Los Alamitos, CA 90720-1314 USA. IEEE Computer Society Publications Office: 10662 Los Vaquenos Circle, PO Box 3014, Los Alamitos, CA 90720-1314 USA. IEEE Computer Society Publications Office: 10662 Los Vaquenos Circle, PO Box 3014, Los Alamitos, CA 90720-1314 USA. IEEE Computer Society Publications of the society of the so

Find authenticated court documents without watermarks at docketalarm.com.

Annals of the History of Computing: Computing in Science & Engineering Computer. Computer Graphics & Applicat

An Efficient Partitioning Algorithm for Distributed Virtual Environment Systems

John C.S. Lui, Member, IEEE, and M.F. Chan, Student Member, IEEE

Abstract—Distributed virtual environment (DVE) systems model and simulate the activities of thousands of entities interacting in a virtual world over a wide area network. Possible applications for DVE systems are multiplayer video games, military and industrial trainings, and collaborative engineering. In general, a DVE system is composed of many servers and each server is responsible to manage multiple clients who want to participate in the virtual world. Each server receives updates from different clients (such as the current position and orientation of each client) and then delivers this information to other clients in the virtual world. The server also needs to perform other tasks, such as object collision detection and synchronization control. A large scale DVE system needs to support many clients and this imposes a heavy requirement on networking resources and computational resources. Therefore, how to meet the growing requirement of bandwidth and computational resources is one of the major challenges in designing a scalable and cost-effective DVE system. In this paper, we propose an efficient partitioning algorithm that addresses the scalability issue of designing a large scale DVE system. The main idea is to dynamically divide the virtual world into different partitions and then objective of the partitioning algorithm is to reduce the server-to-server communication overhead. The theoretical foundation of our dynamic partitioning algorithm is based on the linear optimization principle. We also illustrate how one can parallelize the proposed partitioning algorithm under various settings of the virtual world.

Index Terms—Distributed virtual environment, scalability issue, partitioning algorithm, load balan Conduction linear optimization.

INTRODUCTION

DVANCES in multimedia systems, parallel/distributed 1 database systems, and high speed networking techlogies enable system designers to build a distributed stem which allows many users to explore and interact der a three dimensional virtual environment. In general, a virtual environment is a virtual world which consists of any high-resolution 3D graphics sceneries to represent a al-life world. For example, we can have a 3D virtual orld to represent a lecture hall so that hundreds of idents and scientists can listen to a seminar presented Professor Daniel C. Tsui¹ or we can have a large 3D tual world to represent the latest COMDEX show which s many customers reviewing the latest softwares and ectronic gadgets. This type of shared, computer-resident rtual world is called a distributed virtual environment (DVE) 4]. Like other ground-breaking computer technologies, VE will change the way we learn, work, and interact with her people in the society.

 A 1998 Noble Prize winner in Physics for the discovery of a new form quantum fluid with fractionally charged excitations.

J.C.S. Lui is with the Department of Computer Science and Engineering, The Chinese University of Hong Kong, Shatin, N.T., Hong Kong. E-mail: cslui@cse.cuhk.edu.hk.

M.F. Chan is with Poly-Asia Comuter Inc., Kowloon, Hong Kong, E-mail: fei@alumni.cse.cuhk.edu.hk.

muscript received 11 Jan. 2000; revised 21 Apr. 2001; accepted 13 Aug. 01.

r information on obtaining reprints of this article, please send e-mail to: ls@computer.org, and reference IEEECS Log Number 111201.

To illustrate how a DVE system can change our lifestyles and the way we handle our business operation, let us consider the following situation. Let's say an architect from New York, a civil and a structural engineer from Paris, a financial planner from Hong Kong, and an interior designer from Tokyo all need to have a business meeting to discuss the designing and financing issues of a new high-rise office complex. Under a DVE setting, these people can convene a meeting in a virtual world without leaving their respective homes and offices. Their meeting can be carried out in a DVE system. These participants can interact with each other in a virtual world of the new high-rise office complex that they are proposing to build. Each participant in this business meeting can virtually walk around in the proposed high-rise office building, interact with each other and carry out the discussion. For example, in this virtual high-rise office complex, each participant in the meeting is represented by a 3D object, which is known as an avatar. Each participant can walk around in this virtual office building and, in the process, rearrange any 3D object in the environment (e.g., rearrange paintings and furniture or select different kinds of carpet). Any change to a 3D object in this virtual world will be visible to all participants. Participants in this meeting are able to interact with each other in real time, as well as to inquire and to receive any relevant information of the virtual world. For example, participants can query about the credit history of a manufacturer who is responsible to produce the office furniture.

MAR 1 5 200

This material may be protected by Copyright law (Title 17 U.S. Code)

290

RAPID-Cache—A Reliable and Inexpensive Write Cache for High Performance Storage Systems

Yiming Hu, Senior Member, IEEE, Tycho Nightingale, and Qing Yang, Senior Member, IEEE

Abstract-Modern high performance disk systems make extensive use of nonvolatile RAM (NVRAM) write caches. A single-copy NVRAM cache creates a single point of failure while a dual-copy NVRAM cache is very expensive because of the high cost of NVRAM. This paper presents a new cache architecture called RAPID-Cache for Redundant, Asymmetrically Parallel, and Inexpensive Disk Cache. A typical RAPID-Cache consists of two redundant write buffers on top of a disk system. One of the buffers is a primary cache made of RAM or NVRAM and the other is a backup cache containing a two-level hierarchy: a small NVRAM buffer on top of a log disk. The small NVRAM buffer combines small write data and writes them into the log disk in large sizes. By exploiting the locality property of I/O accesses and taking advantage of well-known Log-structured File Systems, the backup cache has nearly equivalent write performance as the primary RAM cache. The read performance of the backup cache is not as critical because normal read operations are performed through the primary RAM cache and reads from the backup cache happen only during error recovery periods. The RAPID-Cache presents an asymmetric architecture with a fast-write-fast-read RAM being a primary cache and a fast-write-slow-read NVRAM-disk hierarchy being a backup cache. The asymmetrically parallel architecture and an algorithm that separates actively accessed data from inactive data in the cache virtually eliminate the garbage collection overhead, which are the major problems associated with previous solutions such as Log-structured File Systems and Disk Caching Disk. The asymmetric cache allows costeffective designs for very large write caches for high-end parallel disk systems that would otherwise have to use dual-copy, costly NVRAM caches. It also makes it possible to implement reliable write caching for low-end disk I/O systems since the RAPID-Cache makes use of inexpensive disks to perform reliable caching. Our analysis and trace-driven simulation results show that the RAPID-Cache has significant reliability/cost advantages over conventional single NVRAM write caches and has great cost advantages over dual-copy NVRAM caches. The RAPID-Cache architecture opens a new dimension for disk system designers to exercise trade-offs among performance, reliability, and cost.

Index Terms-Disks, storage systems, performance, reliability, fault-tolerance.

1 INTRODUCTION

Monorolatile RAM (NVRAM) write caches to facilitate asynchronous write [2], [3], [4], i.e., a write request is acknowledged before the write goes to disk. Such write caches significantly reduce response times of disk I/O systems seen by users, particularly in RAID systems. Large write caches can also improve system throughput by taking advantage of both temporal and spatial localities [2], [5], as data may be overwritten several times or combined together before been written to the disk. IO requests are very bursty [6], requests are often come together with long intervals of relative inactive periods in between. Large write caches also benefit from the the burstiness of write workloads since data coming from bursts can be quickly stored in the cache

 Y. Hu is with the Department of Electrical & Computer Engineering and Computer Science, University of Cincinnati, Cincinnati, OH 45221-0030. E-mail: yhu@ececs.uc.edu.

E-mail: qyang@ele.uri.edu. Manuscript received 4 Dec. 2000; accepted 20 Sept. 2001.

For information on obtaining reprints of this article, please send e-mail to: tpds@computer.org, and reference IEEECS Log Number 113249. and written back to the disk later when the system is less busy. Treiber and Menon reported that write caches could reduce disk utilization for writes by an order of magnitude when compared to basic RAID-5 systems [3]. However, the use of write caches introduces two problems: poor reliability and high cost.

Disks are impressively reliable today, with a Mean Time To Failure (MTTF) of up to one million hours. Such a low failure rate, coupled with possible redundancy such as RAID, gives a Mean Time To Data Loss (MTTDL) of several hundreds of millions of hours in a typical RAID-5 system [7]. Adding a single cache in front of a disk system creates a single point of failure, which is vulnerable to data loss. Savage and Wilkes pointed out in [7] that because typical NVRAM technology (battery backed RAM) has a quite low MTTF of 15K hours, a single-copy NVRAM cache suffers significantly higher risk of data loss than results from disk failures. To overcome the reliability problem, some highend RAID systems use dual-copy caches so that a failure in one cache leaves the other cache intact [2]. When a write request comes, the controller writes two copies of the data independently into the two caches, a primary cache and a backup cache. Besides the reliability problem, NVRAM is also known to be very costly [7], [8], [9] so the size of the

Find authenticated court documents without watermarks at docketalarm.com.

T. Nightingale is with Sun Microsystems, 4150 Network Circle, USAN-208, Santa Clara, CA 95054. E-mail: tycho.nightingale@sun.com.

Q. Yang is with the Department of Electrical and Computer Engineering, University of Rhode Island, Kingston, RI 02881.

HU ET AL: RAPID-CACHE-A RELIABLE AND INEXPENSIVE WRITE CACHE FOR HIGH PERFORMANCE STORAGE SYSTEMS

NVRAM cache is often limited. For example, a major NVRAM manufacturer quoted the price of NVRAM with embedded lithium-cell batteries for \$55/MB in quantity as of December 2000. The cost of disks, on the other hand, is about 0.5 cents/MB, which is a difference of four orders of magnitude. Moreover, the cost difference is widening (the difference was three orders of magnitudes two years ago) because prices of disks are falling very rapidly. For a disk system with a reasonably sized write cache, the NVRAM may dominate the cost of the entire system. For example, in a system with 16 disks (40 GB per disk) and an NVRAM write cache of 256 MB, at \$55/MB, the NVRAM costs about \$14,080, while the total cost of 16 disks is only \$3,200 (assuming each 40-GB disk costs \$200). If we use dual-copy caches to ease the reliability problem of the single-copy cache, the cost becomes prohibitively high, particularly for large caches. As a result, it is only suitable for the upper echelon of the market [10].

The standard dual-copy write cache system has a *symmetric structure*, where both the primary write cache and the backup write cache have the same size and the same access characteristics—fast read speed and fast write speed. However, the backup cache does not provide any performance benefit to the system during normal operations. Therefore, it is wasteful to use a backup cache identical to the primary cache. What is needed is only a backup cache that can be written to very quickly while its read operations are not as critical since reads from the backup cache occur only during error-recovering periods.

Based on these observations, we propose a new disk cache architecture called Redundant, Asymmetrically Parallel, Inexpensive Disk Cache, or RAPID-Cache for short, to provide fault-tolerant caching for disk I/O systems inexpensively. The main idea of the RAPID-Cache is to use a conventional, fast-write-fast-read primary cache and a nonvolatile, fast-write-slow-read backup cache. The primary cache is made of normal NVRAM or DRAM, while the backup cache consists of a small NVRAM cache and a log disk (cache disk). In the backup cache, small and random writes are first buffered in the small NVRAM buffer to form large logs that are written into the cache disk later in large transfers, similar to log structured file systems [11], [12], [13], [14]. Because large writes eliminate many expensive small writes, the buffer is quickly made available for additional requests so that the two-level cache appears to the host as a large NVRAM. As a result, the backup cache can achieve the same write speed as the primary cache. The slow-read performance of the backup cache does not affect the system performance since every data block in the backup cache has a copy in the primary cache which can be read at the speed of RAM. The dual cache system here is asymmetric since the primary cache and the backup cache have different sizes and structures. The reliability of the RAPID-Cache is expected to be high since disk is very reliable. The system is also inexpensive because the NVRAM in the backup cache can be very small, ranging from hundreds of KB to several MB and the cost of the disk space is significantly less than that of a large NVRAM. We will show that RAPID-Caches provide much higher reliahility compared to single-conv NVRAM caches and much lower cost compared to dual-copy NVRAM caches, without sacrificing performance. On the other hand, because of its low cost, with the *same budget*, RAPID-Caches can have significantly higher performance compared to conventional NVRAM cache architectures by affording much larger primary cache sizes, while still maintaining good reliability.

While the idea of RAPID-Cache can be used in any I/O system, it is particularly suitable for parallel disk systems such as RAID because RAID systems are most likely to be used in environments which require high performance and high reliability. Therefore, we concentrate our study on RAPID-Caches on top of RAID-5 systems in this paper. We have carried out trace-driven simulation experiments as well as analytical studies to evaluate the performance and reliability of the RAPID-Cache. Using real-world traces as well as synthetic traces generated based on realistic workloads [6], [15], we analyze the performance of the RAPID-Cache architecture and compare it with existing disk cache architectures. Numerical results show that the RAPID-Cache has significant performance/cost and reliability advantages over the existing architectures.

The paper is organized as follows: The next section presents the detailed architecture and operations of the RAPID-Cache. Section 3 presents our experimental methodology. Simulation results will be presented in Section 4, followed by an approximate reliability and cost analysis in Section 5. We discuss related work in Section 6 and conclude the paper in Section 7.

2 ARCHITECTURE AND OPERATIONS

Fig. 1 shows the basic structure of a RAPID-Cache. It consists of a conventional primary RAM cache and a backup cache. The backup cache is a two-level hierarchy with a small NVRAM on top of a cache disk, similar to DCD [16]. In a RAPID-Cache, every I/O write operation is sent to both the primary cache and the backup cache while read operations are performed using the primary cache only.

For very high overall reliability, the primary cache can be NVRAM to provide redundant protection during a power failure. On the other hand, for low cost systems, the primary cache can be DRAM. During normal operations, the DRAM primary cache and the backup cache contain redundant data. If any one of the two caches fails, data can be reconstructed from the other. During a power failure, data are retained in the backup NVRAM and the cache disk. If both the read cache and the primary write cache are made of DRAM, we can use a unified read/write cache structure, as shown in Fig. 2a, for better cache utilization. A RAPID-Cache with a large unified DRAM primary cache has higher throughput, lower cost, and better reliability than that of a single-copy conventional NVRAM cache. For many applications that require redundant protection during a power failure, a Triple RAPID-Cache (shown in Fig. 2b) can be used to build a highly reliable, very large cache system. The idea is to use two low-cost backup caches to support one large primary DRAM cache. During normal operations, the primary cache and the two backup caches provide triple redundancy protection. The two backup caches provide dual-redundancy protection during a power failure. Triple RAPID Caches are especially evitable for high and evetame

Find authenticated court documents without watermarks at docketalarm.com.

DOCKET A L A R M



Explore Litigation Insights

Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

Real-Time Litigation Alerts



Keep your litigation team up-to-date with **real-time alerts** and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

Advanced Docket Research



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

Analytics At Your Fingertips



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

LAW FIRMS

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

FINANCIAL INSTITUTIONS

Litigation and bankruptcy checks for companies and debtors.

E-DISCOVERY AND LEGAL VENDORS

Sync your system to PACER to automate legal marketing.