

(12) **United States Patent**
Harari et al.

(10) **Patent No.:** **US 6,523,132 B1**
 (45) **Date of Patent:** **Feb. 18, 2003**

(54) **FLASH EEPROM SYSTEM**

- (75) Inventors: **Eliyahou Harari**, Los Gatos, CA (US);
Robert D. Norman, San Jose, CA
 (US); **Sanjay Mehrotra**, Milpitas, CA
 (US)
- (73) Assignee: **SanDisk Corporation**, Sunnyvale, CA
 (US)
- (*) Notice: Subject to any disclaimer, the term of this
 patent is extended or adjusted under 35
 U.S.C. 154(b) by 0 days.
- (21) Appl. No.: **09/657,482**
- (22) Filed: **Sep. 8, 2000**

Related U.S. Application Data

- (60) Continuation of application No. 08/789,421, filed on Jan. 29,
 1997, now Pat. No. 6,149,316, which is a continuation of
 application No. 08/174,768, filed on Dec. 29, 1993, now Pat.
 No. 5,602,987, which is a continuation of application No.
 07/963,838, filed on Oct. 20, 1992, now Pat. No. 5,297,148,
 which is a division of application No. 07/337,566, filed on
 Apr. 13, 1989, now abandoned.
- (51) **Int. Cl.**⁷ **G06F 11/00**
- (52) **U.S. Cl.** **714/8; 714/723; 714/710**
- (58) **Field of Search** **714/8, 723, 710;**
365/185.16, 185.25, 185.02, 230.06

(56) **References Cited**

U.S. PATENT DOCUMENTS

3,331,058 A 7/1967 Perkins
 3,442,402 A 5/1969 Baxter
 3,593,037 A 7/1971 Hoff, Jr.

(List continued on next page.)

FOREIGN PATENT DOCUMENTS

AU A557723 1/1987
 DE 3812147 5/1988
 EP 0006550 1/1980

(List continued on next page.)

OTHER PUBLICATIONS

Wilson, "1-Mbit flash memories seek their role in system
 design," *Computer Design*, vol. 28, No. 5, pps. 30-32 (Mar.
 1989).
 Miller, "Semidisk Disk Emulator," *Interface Age*, p. 102,
 Nov. 1982.
 Clewitt, "Bubble Memories as a Floppy Disk Replacement,"
1978 MIDCON Technical Papers, vol. 2, pp. 1-7, (Dec.
 1978).
 Hancock, "Architecting a CCD Replacement for the IBM
 2305 Fixed Head Disk Drive," Digest of Papers, *Eighteenth
 IEEE Computer Society International Conference*, pp.
 182-184, 1979.
 Lucero et al., "A 16 Kbit Smart 5 V-only EEPROM with
 Redundancy," *IEEE Journal of Solid-State Circuits*, vol.
 SC-18, No. 5, pps. 539-543 (Oct. 1983).
 Torelli et al., "An improved method for programming a
 word-erasable EEPROM," *Alta Frequenza*, vol. 52, No. 6,
 pps. 487-494 (Nov.-Dec. 1983).
 Data Sheet: "27F256 256K(32Kx8) CMOS Flash Memory,"
Intel Corporation, pps. 1-24 (May 1988).

(List continued on next page.)


Primary Examiner—Ly V. Hua

(74) *Attorney, Agent, or Firm*—Skjerven Morrill LLP

(57) **ABSTRACT**

A system of Flash EEprom memory chips with controlling
 circuits serves as non-volatile memory such as that provided
 by magnetic disk drives. Improvements include selective
 multiple sector erase, in which any combinations of Flash
 sectors may be erased together. Selective sectors among the
 selected combination may also be de-selected during the
 erase operation. Another improvement is the ability to remap
 and replace defective cells with substitute cells. The remap-
 ping is performed automatically as soon as a defective cell
 is detected. When the number of defects in a Flash sector
 becomes large, the whole sector is remapped. Yet another
 improvement is the use of a write cache to reduce the
 number of writes to the Flash EEprom memory, thereby
 minimizing the stress to the device from undergoing too
 many write/erase cycling.

27 Claims, 5 Drawing Sheets



U.S. PATENT DOCUMENTS

3,633,175 A	1/1972	Harper	4,642,759 A	2/1987	Foster
3,693,159 A	9/1972	Hilberg	4,644,494 A	2/1987	Muller
3,735,368 A	5/1973	Beausoleil	4,648,076 A	3/1987	Schrenk
3,753,244 A	8/1973	Sumilas et al.	4,653,023 A	3/1987	Suzuki et al.
3,765,001 A	10/1973	Beausoleil	4,654,829 A	3/1987	Jiang et al.
3,771,143 A	11/1973	Taylor	4,654,847 A	3/1987	Dutton
3,772,652 A	11/1973	Hilberg	4,672,240 A	6/1987	Smith et al.
3,781,826 A	12/1973	Beausoleil	4,680,736 A	7/1987	Schrenk
3,800,294 A	3/1974	Lawlor	4,688,170 A	8/1987	Waite et al.
3,810,127 A	5/1974	Hoff, Jr.	4,688,219 A *	8/1987	Takemae 714/711
3,821,715 A	6/1974	Hoff, Jr. et al.	4,713,756 A	12/1987	Mackiewicz et al.
3,882,470 A	5/1975	Hunter	4,718,041 A	1/1988	Baglee et al.
3,955,180 A	5/1976	Hirtle	4,727,512 A	2/1988	Birkner et al.
4,007,452 A	2/1977	Hoff, Jr.	4,733,375 A	3/1988	Terashima
4,051,354 A	9/1977	Choate	4,733,394 A	3/1988	Giebel
4,051,460 A	9/1977	Yamada et al.	4,737,935 A	4/1988	Wawersig et al.
4,074,236 A	2/1978	Ishida	4,742,215 A	5/1988	Daughters et al.
4,093,985 A	6/1978	Das	4,744,062 A	5/1988	Nakamura et al.
4,099,069 A	7/1978	Cricchi et al.	4,746,998 A	5/1988	Robinson et al.
4,115,914 A	9/1978	Harari	4,748,320 A	5/1988	Yorimoto et al.
4,193,128 A	3/1980	Brewer	4,750,158 A	6/1988	Giebel et al.
4,210,959 A	7/1980	Wozniak	4,751,703 A	6/1988	Picon et al.
4,214,280 A	7/1980	Halfhill et al.	4,757,474 A *	7/1988	Fukushi et al. 365/189.07
4,218,742 A	8/1980	Carlton et al.	4,768,193 A	8/1988	Takemae
4,250,570 A	2/1981	Tsang et al.	4,774,700 A	9/1988	Satoh et al.
4,272,830 A	6/1981	Moench	4,780,855 A	10/1988	Iida et al.
4,277,827 A	7/1981	Carlson et al.	4,783,745 A	11/1988	Brookner et al.
4,279,024 A	7/1981	Schrenk	4,785,425 A	11/1988	Lavelle
4,281,398 A	7/1981	McKenny et al.	4,789,967 A	12/1988	Liou et al.
4,287,570 A	9/1981	Stark	4,791,604 A	12/1988	Lienau et al.
4,295,205 A	10/1981	Kunstadt	4,791,615 A	12/1988	Pelley, III et al.
4,310,901 A	1/1982	Harding et al.	4,794,568 A	12/1988	Lim et al.
4,319,323 A	3/1982	Ermolovich et al.	4,796,233 A	1/1989	Awaya et al.
4,354,253 A	10/1982	Naden	4,797,543 A	1/1989	Watanabe
4,355,376 A	10/1982	Gould	4,798,941 A	1/1989	Watanabe
4,380,066 A	4/1983	Spencer et al.	4,800,520 A	1/1989	Iijima
4,398,248 A	8/1983	Hsia et al.	4,803,554 A	2/1989	Pape
4,405,952 A	9/1983	Slakmon	4,805,109 A	2/1989	Kroll et al.
4,422,161 A	12/1983	Kressel et al.	4,817,002 A	3/1989	Sansone et al.
4,426,688 A	1/1984	Moxley	4,821,240 A	4/1989	Nakamura et al.
4,434,487 A	2/1984	Rubinson et al.	4,829,169 A	5/1989	Watanabe
4,443,845 A	4/1984	Hamilton et al.	4,831,245 A	5/1989	Ogasawara
4,449,205 A	5/1984	Hoffman	4,839,705 A	6/1989	Tigelaar et al.
4,450,559 A	5/1984	Bond et al.	4,847,808 A	7/1989	Kobatake
4,456,971 A	6/1984	Fukuda et al.	4,853,522 A	8/1989	Ogasawara
4,463,450 A	7/1984	Haeusele	4,853,853 A	8/1989	Yamamura et al.
4,466,059 A *	8/1984	Bastian et al. 711/122	4,862,200 A	8/1989	Hicks
4,467,421 A	8/1984	White	4,882,474 A	11/1989	Anderi et al.
4,475,194 A	10/1984	LaVallee et al.	4,882,642 A	11/1989	Taylor et al.
4,479,214 A	10/1984	Ryan	4,887,234 A	12/1989	Iijima
4,489,351 A	12/1984	d'Alayer de Costemore d'Arc	4,891,506 A	1/1990	Yoshimatsu
4,493,075 A	1/1985	Anderson et al.	4,896,262 A	1/1990	Wayama et al.
4,495,572 A	1/1985	Bosen	4,899,274 A	2/1990	Hansen et al.
4,498,146 A	2/1985	Martinez	4,914,529 A	4/1990	Bonke
4,506,324 A	3/1985	Healy	4,916,605 A	4/1990	Beardsley et al.
4,509,113 A	4/1985	Heath	4,920,478 A	4/1990	Furuya et al.
4,514,830 A	4/1985	Hagiwara et al.	4,920,518 A	4/1990	Nakamura et al.
4,525,839 A	7/1985	Nozawa et al.	4,924,331 A	5/1990	Robinson et al.
4,527,251 A	7/1985	Nibby, Jr. et al.	4,931,943 A	6/1990	Vermesse
4,573,141 A	2/1986	Simon	4,933,906 A	6/1990	Terada et al.
4,578,774 A	3/1986	Muller	4,939,598 A	7/1990	Kulakowski et al.
4,584,681 A	4/1986	Singh et al.	4,942,556 A	7/1990	Sasaki et al.
4,586,163 A	4/1986	Koike	4,945,535 A	7/1990	Hosotani et al.
4,601,031 A	7/1986	Walker et al.	4,949,240 A	8/1990	Iijima
4,612,640 A	9/1986	Mehrotra et al.	4,949,309 A *	8/1990	Rao 365/185.12
4,616,311 A	10/1986	Sato	4,953,122 A	8/1990	Williams
4,617,624 A	10/1986	Goodman	4,958,315 A	9/1990	Balch
4,617,651 A	10/1986	Ip et al.	4,964,074 A	10/1990	Suzuki et al.
4,630,230 A	12/1986	Sundet	4,977,503 A	12/1990	Rudnick et al.
4,638,465 A	1/1987	Rosini et al.	4,984,191 A	1/1991	Vermesse
			5,043,940 A	8/1991	Harari

5,051,887	A	9/1991	Berger et al.	
5,053,990	A	10/1991	Kreifels et al.	
5,070,474	A *	12/1991	Tuma et al.	395/500
5,093,731	A	3/1992	Watanabe et al.	
5,095,344	A	3/1992	Harari	
5,101,249	A	3/1992	Hijiya et al.	
5,136,546	A	8/1992	Fukuda et al.	
5,146,571	A	9/1992	Logan	
5,163,021	A	11/1992	Mehrotra et al.	
5,167,021	A	11/1992	Needham	
5,172,338	A	12/1992	Mehrotra et al.	
5,218,691	A	6/1993	Tuma et al.	
5,222,046	A	6/1993	Kreifels et al.	
5,226,136	A	7/1993	Nakagawa	
5,226,168	A	7/1993	Kobayashi et al.	
5,239,662	A	8/1993	Danielson et al.	
5,253,350	A	10/1993	Foster et al.	
5,297,148	A *	3/1994	Harari et al.	714/710
5,359,569	A	10/1994	Fujita et al.	
5,359,726	A	10/1994	Thomas	
5,430,859	A	7/1995	Norman et al.	
5,488,711	A	1/1996	Hewitt et al.	
5,546,351	A	8/1996	Tanaka et al.	
5,602,987	A *	2/1997	Harari et al.	714/8
5,606,532	A	2/1997	Lambrache et al.	
5,671,229	A	9/1997	Harari et al.	
5,936,971	A	8/1999	Harari et al.	
6,149,316	A *	11/2000	Harari et al.	395/182.06

FOREIGN PATENT DOCUMENTS

EP	0086886	8/1983
EP	0220718	5/1987
EP	0243503	11/1987
EP	0284981	7/1988
EP	0300264	1/1989
GB	2136992	9/1984
GB	2172126	10/1986
GB	2202349	2/1988
JP	58-215794	12/1983
JP	58-215795	12/1983
JP	59-162695	3/1984
JP	59-45695	9/1984
JP	59-154525	9/1984
JP	60-076097	4/1985
JP	60-212900	10/1985
JP	60-178564	2/1986
JP	61-25229	4/1986
JP	61-96598	5/1986
JP	62-283496	12/1987
JP	62-283497	12/1987
JP	63-183700	2/1988
JP	63-138483	6/1988
JP	63-184889	7/1988
JP	A01054543	3/1989
JP	64-059486	3/1989
JP	64-070843	3/1989
WO	WO8400628	2/1984
WO	WO85/03583	8/1985

OTHER PUBLICATIONS

Preliminary Data Sheet, "48F512 512K Flash EEPROM," *SEEQ Technology, Incorporated*, pps. 2-1 thru 2-12 (Oct. 1988).

Advanced Data Sheet, "48F010 1024K Flash EEPROM," *SEEQ Technology, Incorporated*, pps. 2-13 thru 2-24 (Oct. 1988).

Lai, Robert S., "Writing MS-DOS Device Drivers," *The Waite Group, Inc.* Sep. 1987, pp. i-xi and 235-319.

Stark, M., "Two Bits Per Cell Rom," *IEEE Catalog No. 81-CH1626-1*, Library of Congress No. 80-85186, Order No. 341, Spring Comp Con 1981, Feb. 23-26, Twenty-Second Computer Society International Conference, San Francisco, CA.

Furuyama et al., "An Experimental 2-Bit/Cell Storage Dram for Macro Cell Or Memory-On-Logic Application," pp. 4.4.1-4.4.4, *IEEE*, (1988).

Horiguchi et al., "An Experimental Large-Capacity Semiconductor File Memory Using 16-Levels Cell Storage," *IEEE Journal Of Solid-State Circuits*, vol. 23, No. 1, Feb. 1988.

Krick, P.J., "Three-State MNOS Fet Memory Array," *IBM Technical Disclosure Bulletin*, vol. 18, No. 12, pps. 4192-4193 (May, 1976).

Alberts, et al., "Multi-Bit Storage Fet EAROM Cell," *IBM Technical Disclosure Bulletin*, vol. 24, No. 7A, pps. 3311-3314 (Dec., 1981).

Bleiker et al., "A Four-State EEPROM Using Floating-Gate Memory Cells," *IEEE Journal of Solid-State Circuits*, vol. SC-22, No. 3 (Jun., 1987).

"Nonvolatility Semiconductor vs. Magnetic," *IEEE* (reprint), International Solid-State Circuits Conference, Feb. 17-19, 1998, Richard Pashley, Organizer/Moderator, p. 6-393.

"High-Density Flash EEPROMS are about to Burst on the Memory Market", *Electronics*, Mar. 3, 1988, J. Robert Lineback.

"Erasable/Programmable solid state memories", *EDN*, Nov. 14, 1985, Denny Cormier, Western Editor, pp. 145-153.

"A Reconfigurable Interconnect for In-Silicon Electronic Assembly", 32nd Electronic Components Conference, May 10-12, 1982, Hsia et al., pp. 7-16.

"Adaptive Wafer Scale Integration", *Japanese Journal of Applied Physics*, vol. 19, supp. 19-1, 1980, Yukun Hsia et al., pp. 193-202.

"Nonvolatile Memories: A 5V-Only 256k Bit CMOS Flash EEPROM", 1989 IEEE International Solid State Circuits Conference, No. 0193-6530/89/0000-0132, Feb. 16, 1989, D'Arrigo et al., pp. 132-133.

White et al., "Data File Handling the the IBM PC and XT", R.R. Donnelley & Sons, 1985, p. 104.

"IBM Technical Reference", 1986, Revised.

"SEEQ 48C512/48C1024 Advanved Data Sheet", Jul. 1987, p. 1-91 through 1-101.

"Nonvolatile Memories: An Experimental 4Mb CMOS EEPROM with a NAND Structured Cell", IEEE International Solid State Circuits Conference, No. 0193-6530/89/0000-0134, Feb. 16, 1989, Itoh et al., pp. 134-135.

"Nonvolatile Memories: A 90ns 100k Erase/Program Cycle Megabit Flash Memory", IEEE International Solid State Circuits Conference, No. 0193-6530/89/0000-0140, Feb. 16, 1989, Kynett et al., pp. 140-141.

"An In-System Reprogrammable 32Kx8 CMOS Flash Memory", *IEEE Journal of Solid State Circuits*, vol. 23, No. 5, Oct. 1988, Kynett et al., pp. 1157-1161.

"Nonvolatile Memories: A 1Mb Flash EEPROM", IEEE International Solid State Circuits Conference, No. 0193-6530/89/0000-0140, Feb. 16, 1989, Cernea et al.

"Semidisk Disk Emulator", *Interface Age*, pp. 102, Nov. 1982.

"Inside Macintosh, vol. II", Caroline Rose et al., 1989, Addison-Wesley Publishing Company, Inc., p. 211.

- "MS-DOS Developer's Guide", Angermeyer et al., 1986, The Waite Group, Inc., p. 287.
- Qualogy, Inc. "QPC-5213, QPC-5212, QPC-5211 Solid-State Disk Emulator", Configuration Manual, 1987.
- "SCSI/MEM NOVRAN and EEPROM disk drive on SCSI", 1 page, date unknown.
- "Introduction from the Third European Solid-State Circuits Conference Organizing Committee", IEEE Journal of Solid-State Circuits, vol. SC-13, No. 3, p. 282, Jun. 1978.
- Aubusson et al., "Wafer-Scale Integration—A Fault-Tolerant Procedure", IEEE Journal of Solid-State Circuits, vol. SC-13, No. 3, p. 339-344, Jun. 1978.
- Oka et al., "Hitachi SV501C Series Semiconductor Storage Devices", Hitachi Review, vol. 39, No. 5, p. 267-272, Oct. 1990.
- Hsia, Yukun, "Memory Applications of the MNOS", 1972 WESCON Technical Papers, vol. 16, p. 1-5, Sep. 19-22, 1972.
- Hsia et al., "A Reconfigurable Interconnect for In-Silicon Electronic Assembly", 32nd Electronic Components Conference, San Diego, California, p. 7-16, May 10-12, 1982.
- "6M20 Disk Emulator Manual", Mesa Electronics, Version 1.1, 1987.
- "8M20 Disk Emulator Manual", Version 1.2, Mesa Electronics, 1989.
- "6M20 RAMdisk Driver—Hard disk Replacement", Mesa Electronics, Revision History, 1987-1989.
- "6M20 Block I/O Functions", Mesa Electronics, Revision History, 1987-1989.
- "Solid State Crash Survivable Flight Data Recorders for Mishap Investigation", p. 34-63, publication date and source unknown.
- "Electrically Erasable PROM", Xicor Data Book, p. 3-177 thru 3-179, May 1987.
- Geideman, et al., "Silicon Machine—A Reconfigurable On-The-Wafer Interconnect Architecture for VLSI Systems", Naval Air Development Center, Warminster, PA, p. 235-237.
- Hsia, et al., "Highly-Reliable Semiconductor Mass Memory", 1979 IEEE, p. 881-887.
- Hsia, et al., "Reconfigurable Interconnect for In-Silicon Electronic Assembly", Naval Air Development Center, Warminster, PA, 1982, p. 7-16.
- Hsia, Yukun, "Wafer Scale Integration", University of Santa Clara, Santa Clara, California, Jun. 7, 1984.
- Hsia, Yukun, "Nonvolatile Semiconductor Memories", University of Santa Clara, Santa Clara, California, May 11, 1984.
- Gosney, W. Milton, "DIFMOS—A Floating-Gate Electrically erasable Nonvolatile Semiconductor Memory Technology", IEEE Transactions on Electron Devices, vol. ED-24, No. 5, May 1977, p. 594-599.
- Guterman, et al., "An Electrically Alterable nonvolatile Memory Cell Using a Floating-Gate Structure", IEEE Journal of Solid State Circuits, vol. SC-14, No. 2, pp. 498-508, Apr. 1979.
- Cacharelis, et al., "A Single Transistor Electrically Alterable Cell", IEEE Electron Device Letters, vol. EDL-6, No. 10, Oct. 1985, p. 519-521.
- "Non-Volatile High-Speed Electronic Storage for the IBM Personal Computer", IBM Technical Disclosure Bulletin, vol. 28, No. 8, Jan. 1986, p. 3395-3396.
- Declaration of Yukun Hsia, Ph.D. with Exhibits A-H, dated Feb. 11, 2000.
- Declaration of W. Milton Gosney, Jr., with Exhibits 2-8, dated Feb. 11, 2000.
- Deposition of Yukun Hsia, Ph.D., Jan. 27, 2000, p. 1-171.
- Hsia et al., "Impact of MNOS/AWSI Technology on Reprogrammable Arrays", McDonnell Douglas Corporation, May 26-27, 1981, p. 1-16.
- Zales, Saul, "Flash Memories Change System Design Fundamentals", Wescon/88 Electronic Show and Convention, Nov. 15-17, 1988, Anaheim, California, p. 1-6.
- Norris, Rich, "Flash Technology: Bridging the Gap Between EPROMS and EEPROMS", Wescon/88 Electronic Show and Convention, Nov. 15-17, 1988, Anaheim, California, p. 1-4.
- Mehrotra et al., "Serial 9MB Flash EEPROM for Solid State Disk Applications", IEEE Symposium on VLSI Circuits Digest of Technical Papers, Feb. 1992, pp. 24-25.
- Lee et al., "An 18MB Serial Flash EEPROM for Solid-State Disk Applications", IEEE Symposium on VLSI Circuits Digest of Technical Papers, Apr. 1994, pp. 59-60.
- "Memory Components Handbook", 1990.
- Hsia et al., "Adaptive Integrated Technology Development: vol. 3: Mass Memory System Description", Part 1, May 23, 1979.
- Iwata et al., "A High-Density NAND EEPROM with Block-Page Programming for Microcomputer Applications", IEEE Journal of Solid-State Circuits, vol. 25, No. 2, Apr. 1990, p. 417-418.
- "Wafers to Challenge disks, bubbles ?", Electronics, Aug. 16, 1979.
- Momodomi et al., "New Device Technologies for 5V-Only 4mb EEPROM with Nand Structure Cell", ULSI Research Ctr, Toshiba Corp, Japan, IEDM, pp. 412-415.
- "Advanced Memory (BORAM) Application Using MNOS Technology", Litton Systems, Inc., Mar. 1972.
- "Project 779: Design Review", Jan. 19-20, 1982.
- Hsia et al., "MDAC Solid-State Memory Development", McDonnell Douglass Astronautics Company, May 19, 1980.
- Brewer et al., "New Storage Medium Saves \$22 Million: Smaller, Lighter, More Reliable", Reprint from U.S. Army ManTech Journal, vol. 4, No. 4, p. 1-14.
- Brewer, J.E., "Test Report: Initial BORAM 6008 Samples: Contract N00421-77-R-0198: BORAM 8K Memory Chip", Naval Air Test Center, Patuxent River, Maryland, Mar. 6, 1978.
- Brewer, J.E., "Economic Analysis of MNOS Mass Memory", Westinghouse Defense and Electronic Systems Center, Feb. 1977.
- Brewer et al., "Army/Navy MNOS BORAM", The Government Microcircuit Applications Conference, Nov. 1976, p. 1-8.
- Brewer, J.E., "MNOS Density Parameters", IEEE Transactions on Electron Devices, vol. ed-24, No. 5, p. 618-625.
- Brewer, J.E., "Block Oriented Random Access Memory (BORAM)", Phase I: First Technical Report (Quarterly), Jun. 28, 1972 to Oct. 28, 1972, Westinghouse Defense and electronic Systems Center.
- Brewer, J.E., "Block Oriented Random Access Memory (BORAM)", Phase I: Second Technical Report (Quarterly), Oct. 28, 1972 to Dec. 31, 1972, Westinghouse Defense and electronic Systems Center.
- Brewer, J.E., "Block Oriented Random Access Memory (BORAM): Chip Line Startup Progress Report", Mar. 1975, Westinghouse Defense and electronic Systems Center.

Brewer, J.E., "Block Oriented Random Access Memory (BORAM): Microelectronics Design Plan", Aug. 15, 1975, Westinghouse Defense and electronic Systems Center.

Shirota et al., "A New NAND Cell for Ultra High Density 5V-Only EEPROMs", 1988 Symposium on VLSI Technology, May 10-13, 1988, p. 33-34.

Brewer J.E., "MNOS BORAM Manufacturing Methods and Technology Project", Westinghouse Electric Corporation, Jan. 1982: final Technical Report for Period Apr. 1980 to Jan. 1982.

Brewer, et al., "Nonvolatile Metal-Nitride-Oxide Semiconductor BORAM" Twelfth Annual Tri-Service Manufacturing Technology Conference, Oct. 19-23, 1980, p. 2-10.

Ask, Henry, R., "Solid-State Flight Data Recorder", 1980 Government Microcircuit Applications Conference, Nov. 19-21, 1980., p. 1-2.

Brewer J.E., "MNOS BORAM Manufacturing Methods and Technology Project", Westinghouse Electric Corporation, Feb. 1980; final Technical Report for Period Jul. 1979 to Nov. 1979.

Farrow, Raymond, "Reaping the MT Program Benefits", U.S. Army ManTechJournal, vol. 5, No. 1, 1980.

"BORAM 6008: Nonvolatile Integrated Circuit Block-Oriented Random-Access Memory Chip" Westinghouse Defense and electronic Systems Center, Jun. 1981, pp. 1-10. Scientific Micro Systems, Inc., *OMTI AT Compatible Controller Series—Reference Manual*, Publication No. 3001774-0001, (1988) pps. 1-1 to 1-4, and 2-1, 2-8 and 2-9.

Intel Corporation, 27F256, 256K (32K×8) CMOS Flash Memory, May 1988, pp. 1-21.

* cited by examiner



Explore Litigation Insights

Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

Real-Time Litigation Alerts



Keep your litigation team up-to-date with **real-time alerts** and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

Advanced Docket Research



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

Analytics At Your Fingertips



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

LAW FIRMS

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

FINANCIAL INSTITUTIONS

Litigation and bankruptcy checks for companies and debtors.

E-DISCOVERY AND LEGAL VENDORS

Sync your system to PACER to automate legal marketing.