

United States Patent [19]

Keeth

[11] **Patent Number:** **6,115,318**

[45] **Date of Patent:** ***Sep. 5, 2000**

[54] **CLOCK VERNIER ADJUSTMENT**

[75] Inventor: **Brent Keeth**, Boise, Id.

[73] Assignee: **Micron Technology, Inc.**, Boise, Id.

[*] Notice: This patent issued on a continued prosecution application filed under 37 CFR 1.53(d), and is subject to the twenty year patent term provisions of 35 U.S.C. 154(a)(2).

[21] Appl. No.: **08/759,351**

[22] Filed: **Dec. 3, 1996**

[51] Int. Cl.⁷ **G11C 8/00**

[52] U.S. Cl. **365/233; 365/194; 327/202**

[58] Field of Search 365/233, 194; 327/202, 218

[56] **References Cited**

U.S. PATENT DOCUMENTS

3,633,174 1/1972 Griffin 340/172.5
4,077,016 2/1978 Sanders et al. 331/4

(List continued on next page.)

FOREIGN PATENT DOCUMENTS

0 295 515 A1 12/1988 European Pat. Off. .
0406786 1/1991 European Pat. Off. .
0450871 10/1991 European Pat. Off. .
0 476 585 A2 3/1992 European Pat. Off. .
0 665 834 A1 5/1995 European Pat. Off. .
0655741 5/1995 European Pat. Off. .
0680049 11/1995 European Pat. Off. .
0 703 663 A1 3/1996 European Pat. Off. .
0 704 848 A3 4/1996 European Pat. Off. .
0 704 975 A1 4/1996 European Pat. Off. .
0 767 538 A1 4/1997 European Pat. Off. .
6-1237512 10/1986 Japan .
2-112317 4/1990 Japan H03K 17/16
4-135311 8/1992 Japan H03K 5/13
5-136664 1/1993 Japan H03K 5/13
05282868 10/1993 Japan .
0-7319577 12/1995 Japan .

WO 94/29871 12/1994 WIPO .
WO 95/22200 8/1995 WIPO .
WO 95/22206 8/1995 WIPO .
96/10866 4/1996 WIPO .
WO 97/14289 4/1997 WIPO .
WO 97/42557 11/1997 WIPO .

OTHER PUBLICATIONS

"Programmable Pulse Generator", *IBM Technical Disclosure Bulletin*, vol. 17, No. 12, pp. 3553-3554, (May 1875).

"Pulse combining Network", *IBM Technical Disclosure Bulletin*, vol. 32, No. 12, pp. 149-151, (May 1990).

Chapman, et al., "A Low-Cost High-Performance CMOS Timing Vernier for ATE", *IEEE International Test Conference*, 459-468, (1995).

Lijuslin, et al., "An Integrated 16-channel CMOS Time to Digital Converter", *Nuclear Science Symposium & Medical Imaging Conference vol. 1*, IEEE Conference Record, 625-629, (1993).

Taguchi, et al., "A 40ns 64-Mb DRAM with 64-b Parallel Data Bus Architecture", *IEEE J. Solid-State Circuits*, 26, 1493-1497, (Nov. 1991).

(List continued on next page.)

Primary Examiner—A. Zarabian


Attorney, Agent, or Firm—Seed and Berry LLP

[57]

ABSTRACT

A integrated circuit, such as a memory integrated circuit, includes a vernier clock adjustment circuit receiving an input clock signal and providing a rising-edge clock signal representing the input clock signal delayed by a rising-edge delay and providing a falling-edge clock signal representing the input clock signal delayed by a falling-edge delay. An edge triggered circuit receives data and the rising-edge and falling-edge clock signals, and stores data at the rising-edge of the rising-edge clock signal and at the falling-edge of the falling-edge clock signal. One form of the invention is a memory system having a memory controller coupled to memory modules through data and command busses. Each memory module includes the vernier clock adjustment circuitry.

6 Claims, 9 Drawing Sheets



U.S. PATENT DOCUMENTS

4,096,402	6/1978	Schroeder et al.	307/362	5,489,864	2/1996	Ashuri	327/161
4,404,474	9/1983	Dingwall	307/260	5,497,127	3/1996	Sauer	331/17
4,481,625	11/1984	Roberts et al.	370/85	5,498,990	3/1996	Leung et al.	327/323
4,511,846	4/1985	Nagy et al.		5,506,814	4/1996	Hush et al.	365/230.03
4,514,647	4/1985	Shoji		5,508,638	4/1996	Cowles et al.	326/38
4,600,895	7/1986	Landsman	331/1 A	5,513,327	4/1996	Farnwald et al.	395/309
4,638,187	1/1987	Boler et al.	307/451	5,539,345	7/1996	Hawkins	327/150
4,687,951	8/1987	McElroy	307/269	5,544,203	8/1996	Casasanta et al.	375/376
4,773,085	9/1988	Cordell	375/120	5,552,727	9/1996	Nakao	327/159
4,789,796	12/1988	Foss	307/443	5,568,075	10/1996	Curran et al.	327/172
4,893,087	1/1990	Davis	328/14	5,568,077	10/1996	Sato et al.	327/199
4,902,986	2/1990	Lesmeister	331/25	5,572,557	11/1996	Aoki	375/376
4,958,088	9/1990	Farah-Bakhsh et al.	307/443	5,574,698	11/1996	Raad	365/230.06
4,984,204	1/1991	Sato et al.	365/189.11	5,576,645	11/1996	Farwell	327/218
5,020,023	5/1991	Smith	364/900	5,577,236	11/1996	Johnson et al.	395/551
5,038,115	8/1991	Myers et al.	331/2	5,578,940	11/1996	Dillon et al.	326/30
5,086,500	2/1992	Greub		5,578,941	11/1996	Sher et al.	326/34
5,087,828	2/1992	Sato et al.	307/269	5,579,326	11/1996	McClure	371/61
5,122,690	6/1992	Bianchi	307/475	5,581,197	12/1996	Motley et al.	326/30
5,128,560	7/1992	Chern et al.	307/475	5,589,788	12/1996	Goto	327/276
5,128,563	7/1992	Hush et al.	307/482	5,590,073	12/1996	Arakawa et al.	365/185.08
5,134,311	7/1992	Biber et al.	307/270	5,594,690	1/1997	Rothenberger et al.	365/189.01
5,150,186	9/1992	Pinney et al.	357/42	5,614,855	3/1997	Lee et al.	327/158
5,165,046	11/1992	Hesson	307/270	5,619,473	4/1997	Hotta	365/238.5
5,179,298	1/1993	Hirano et al.	307/443	5,621,340	4/1997	Lee et al.	327/65
5,194,765	3/1993	Dunlop et al.	307/443	5,621,690	4/1997	Jungroth et al.	365/200
5,212,601	5/1993	Wilson	360/51	5,621,739	4/1997	Sine et al.	371/22.1
5,220,208	6/1993	Schenck	307/443	5,627,780	5/1997	Malhi	365/185.09
5,239,206	8/1993	Yanai	327/202	5,627,791	5/1997	Wright et al.	365/222
5,243,703	9/1993	Farnwald et al.	395/325	5,631,872	5/1997	Naritake et al.	365/227
5,254,883	10/1993	Horowitz et al.	307/443	5,636,136	6/1997	Furutani et al.	365/189.01
5,256,989	10/1993	Parker et al.	331/1 A	5,636,173	6/1997	Schaefer	365/230.03
5,257,294	10/1993	Pinto et al.	375/120	5,636,174	6/1997	Rao	365/230.03
5,268,639	12/1993	Gasbarro et al.	324/158 R	5,638,335	6/1997	Akiyama et al.	365/230.03
5,274,276	12/1993	Casper et al.	307/443	5,657,481	8/1997	Farnwald et al.	395/551
5,276,642	1/1994	Lee	365/189.04	5,668,763	9/1997	Fujioka et al.	365/200
5,278,460	1/1994	Casper	307/296.5	5,692,165	11/1997	Jeddeloh et al.	395/551
5,281,865	1/1994	Yamashita	327/202	5,694,065	12/1997	Hamasaki et al.	327/108
5,283,631	2/1994	Koerner et al.	307/451	5,712,580	1/1998	Baumgartner et al.	327/12
5,295,164	3/1994	Yamamura	375/120	5,719,508	2/1998	Daly	327/12
5,311,481	5/1994	Casper et al.	365/230.06	5,751,665	5/1998	Tanoi	368/120
5,311,483	5/1994	Takasugi	365/233	5,789,947	8/1998	Sato	327/3
5,321,368	6/1994	Hoelzle	327/218				
5,337,285	8/1994	Ware et al.	365/227				
5,347,177	9/1994	Lipp	307/443				
5,347,179	9/1994	Casper et al.	307/451				
5,355,391	10/1994	Horowitz et al.	375/36				
5,361,002	11/1994	Casper	327/530				
5,390,308	2/1995	Ware et al.	395/400				
5,400,283	3/1995	Raad	365/203				
5,408,640	4/1995	MacIntyre et al.	395/550				
5,410,263	4/1995	Waizman	327/141				
5,416,436	5/1995	Rainard	327/270				
5,420,544	5/1995	Ishibashi	331/11				
5,428,311	6/1995	McClure	327/276				
5,430,676	7/1995	Ware et al.	365/189.02				
5,432,823	7/1995	Gasbarro et al.	375/356				
5,438,545	8/1995	Sim	365/189.05				
5,440,260	8/1995	Hayashi et al.	327/278				
5,440,514	8/1995	Flannagan et al.	365/194				
5,446,696	8/1995	Ware et al.	365/222				
5,448,193	9/1995	Baumert et al.	327/156				
5,451,898	9/1995	Johnson	327/53				
5,457,407	10/1995	Shu et al.	326/30				
5,465,076	11/1995	Yamauchi et al.	331/179				
5,473,274	12/1995	Reilly et al.	327/159				
5,473,575	12/1995	Farnwald et al.	365/230.06				
5,473,639	12/1995	Lee et al.	375/376				
5,485,490	1/1996	Leung et al.	375/371				
5,488,321	1/1996	Johnson	327/66				

OTHER PUBLICATIONS

Alvarez, J. et al. "A Wide-Bandwidth Low Voltage PLL for PowerPC™ Microprocessors" IEEE IEICE Trans. Electron., vol. E-78, No. 6, Jun. 1995, pp. 631-639.

Anonymous, "Variable Delay Digital Circuit", IBM Technical Disclosure Bulletin, vol. 35, No. 4A, Sep. 1992, pp. 365-366.

Arai, Y. et al., "A CMOS Four Channel x 1K Time Memory LSI with 1-ns/b Resolution", IEEE Journal of Solid-State Circuits, vol. 27, No. 3M, 8107 Mar. 1992, No. 3, New York, US.

Arai, Y. et al., "A Time Digitizer CMOS Gate-Array with a 250 ps Time Resolution", XP 000597207, IEEE Journal of Solid-State Circuits, vol. 31, No.2, Feb. 1996.

Aviram, A. et al., "Obtaining High Speed Printing on Thermal Sensitive Special Paper with a Resistive Ribbon Print Head", IBM Technical Disclosure Bulletin, vol. 27, No. 5, Oct. 1984, pp. 3059-3060.

Bazes, M., "Two Novel Fully Complementary Self-Biased CMOS Differential Amplifiers", IEEE Journal of Solid-State Circuits, vol. 26, No. 2, Feb. 1991, pp. 165-168.

Cho, J. "Digitally-Controlled PLL with Pulse Width Detection Mechanism for Error Correction", ISSCC 1997, Paper No. SA 20.3, pp. 334-335.

- Christiansen, J., "An Integrated High Resolution CMOS Timing Generator Based on an Array of Delay Locked Loops", *IEEE Journal of Solid-State Circuits*, vol. 31, No. 7, Jul. 1996, pp. 952-957.
- Combes, M. et al., "A Portable Clock Multiplier Generator Using Digital CMOS Standard Cells", *IEEE Journal of Solid-State Circuits*, vol. 31, No. 7, Jul. 1996, pp. 958-965. Descriptive literature entitled, "400MHz SDRAM, 4M X 16 SDRAM Pipelined, Eight Bank, 2.5 V Operation," SDRAM Consortium Advance Sheet, published throughout the United States, pp. 1-22.
- Donnelly, K. et al., "A 660 MB/s Interface Megacell Portable Circuit in 0.3 μm -0.7 μm CMOS ASIC", *IEEE Journal of Solid-State Circuits*, vol. 31, No. 12, Dec. 1996, pp. 1995-2001.
- "Draft Standard for a High-Speed Memory Interface (SyncLink)", Microprocessor and Microcomputer Standards Subcommittee of the IEEE Computer Society, Copyright 1996 by the Institute of Electrical and Electronics Engineers, Inc., New York, NY, pp. 1-56.
- Goto, J. et al., "A PLL-Based Programmable Clock Generator with 50-to 350-MHz Oscillating Range for Video Signal Processors", *IEICE Trans. Electron.*, vol. E77-C, No. 12, Dec. 1994, pp. 1951-1956.
- Hamamoto, T., "400-MHz Random Column Operating SDRAM Techniques with Self-Skew Compensation", *IEEE Journal of Solid-State Circuits*, vol. 33, No. 5, May 1998, pp. 770-778.
- Ishibashi, A. et al., "High-Speed Clock Distribution Architecture Employing PLL for 0.6 μm CMOS SOG", *IEEE Custom Integrated Circuits Conference*, 1992, pp. 27.6.1-27.6.4.
- Kim, B. et al., "A 30 MHz High-Speed Analog/Digital PLL in 2 μm CMOS", *ISSCC*, Feb. 1990.
- Kikuchi, S. et al., "A Gate-Array-Based 666MHz VLSI Test System", *IEEE International Test Conference*, Paper 21.1, 1995, pp. 451-458.
- Ko, U. et al., "A 30-ps Jitter, 3.6 μs Locking, 3.3-Volt Digital PLL for CMOS Gate Arrays", *IEEE Custom Integrated Circuits Conference*, 1993, pp. 23.3.1-23.3.4.
- Lee, T. et al., "A 2.5V Delay-Locked Loop for an 18 Mb 500 MB/s DRAM", *IEEE International Solid-State Circuits Conference Digest of Technical Papers*, Paper No. FA 18.6, 1994, pp. 300-301.
- Lesmeister, G., "A Densely Integrated High Performance CMOS Tester", *International Test Conference*, Paper 16.2, 1991, pp. 426-429.
- Maneatis, J., "Low-Jitter process-Independent DLL and PLL based on Self-Biased Techniques", *IEEE Journal of Solid-State Circuits*, vol. 31, No. 11, Nov. 1996, pp. 1723-1732.
- Nakamura, M. et al., "A 156 Mbps CMOS Clock Recovery Circuit for Burst-mode Transmission", *Symposium on VLSI Circuits Digest of Technical Papers*, 1996, pp. 122-123.
- Nielson, E., "Inverting latches make simple VCO", *EDN*, Jun. 19, 1997.
- Novof, I. et al., "Fully Integrated CMOS Phase-Locked Loop with 15 to 240 MHz Locking Range and +50 ps Jitter", *IEEE Journal of Solid-State Circuits*, vol. 30, No. 11, Nov. 1995, pp. 1259-1266.
- Santos, D. et al., "A CMOS Delay Locked Loop And Sub-Nanosecond Time-to-Digital Converter Chip", *IEEE Nuclear Science Symposium and Medical Imaging Conference Record*, vol. 1, Oct. 1995, pp. 289-291.
- Saeki, T. et al., "A 2.5-ns Clock Access, 250-MHz, 256-Mb SDRAM with Synchronous Mirror Delay", *IEEE Journal of Solid-State Circuits*, vol. 31, No. 11, Nov. 1996, pp. 1656-1665.
- Shirotori, T. et al., "PLL-based, Impedance Controlled Output Buffer", *1991 Symposium on VLSI Circuits Digest of Technical Papers*, pp. 49-50.
- Sidiropoulos, S. et al., "A 700-Mb/s/pin CMOS Signaling Interface Using Current Integrating Receivers", *IEEE Journal of Solid-State Circuits*, vol. 32, No. 5, May 1997, pp. 681-690.
- Sidiropoulos, S. et al., "A CMOS 500 Mbps/pin synchronous point to point link interface", *IEEE Symposium on VLSI Circuits Digest of Technical Papers*, 1994, pp. 43-44.
- Sidiropoulos, S. et al., "A Semi-Digital DLL with Unlimited Phase Shift Capability and 0.08-400MHz Operating Range," in *1997 IEEE International Solid State Circuits Conference*, Feb. 8, 1997, pp. 332-333.
- Soyuer, M. et al., "A Fully Monolithic 1.25GHz CMOS Frequency Synthesizer", *IEEE Symposium on VLSI Circuits Digest of Technical Papers*, 1994, pp. 127-128.
- Tanoi, S. et al., "A 250-622 MHz Deskew and Jitter-Suppressed Clock Buffer Using a Frequency- and Delay-Locked Two-Loop Architecture", *1995 Symposium on VLSI Circuits Digest of Technical Papers*, vol. 11, No. 2, pp. 85-86.
- Tanoi, S. et al., "A 250-622 MHz Deskew and Jitter-Suppressed Clock Buffer Using Two-Loop Architecture", *IEEE IEICE Trans. Electron.*, vol. E-79-C, No. 7, Jul. 1996, pp. 898-904.
- von Kaenel, V. et al., "A 320 MHz, 1.5 mW @ V CMOS PLL for Microprocessor Clock Generation", *IEEE Journal of Solid-State Circuits*, vol. 31, No. 11, Nov. 1996, pp. 1715-1722.
- Watson, R. et al., "Clock Buffer Chip with Absolute Delay Regulation Over Process and Environmental Variations", *IEEE Custom Integrated Circuits Conference*, 1992, pp. 25.2.1-25.2.5.
- Yoshimura, T. et al., "A 622-Mb/s Bit/Frame Synchronizer for High-Speed Backplane Data Communication", *IEEE Journal of Solid-State Circuits*, vol. 31, No. 7, Jul. 1996, pp. 1063-1066.




FIG. 1




FIG. 2

Explore Litigation Insights

Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

Real-Time Litigation Alerts



Keep your litigation team up-to-date with **real-time alerts** and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

Advanced Docket Research



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

Analytics At Your Fingertips



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

LAW FIRMS

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

FINANCIAL INSTITUTIONS

Litigation and bankruptcy checks for companies and debtors.

E-DISCOVERY AND LEGAL VENDORS

Sync your system to PACER to automate legal marketing.