

HOW TO USE DDR SDRAM

INTRODUCTION

This manual is intended for users who design application systems using double data rate synchronous DRAM (DDR SDRAM). Readers of this manual are required to have general knowledge in the fields of electrical engineering, logic circuits, as well as detailed knowledge of the functions and usage of conventional synchronous DRAM (SDRAM).

Purpose

This manual is intended to give users understanding of basic functions and usage of DDR SDRAM. For details about the functions of individual products, refer to the corresponding data sheet. Since operation examples that appear in this manual are strictly illustrative, numerical values that appear are not guaranteed values. Use them only for reference.

Conventions

Caution: Information requiring particular attention

Note: Footnote for items marked with Note in the text

Remark: Supplementary information

Related Documents

Related documents indicated in this manual may include preliminary versions, but they may not be explicitly marked as preliminary.

Document Name	Document Number
EDD1204ALTA, EDD1208ALTA, EDD1216ALTA DATA SHEET	E0136E
HOW TO USE SDRAM USER'S MANUAL	E0123N

CONTENTS

CHAPTER 1 DIFFERENCES BETWEEN SDRAM AND DDR SDRAM.....	10
1.1 Differences in Functions and Specifications	11
1.1.1 Data transfer frequency, data rate.....	12
1.1.2 Clock input	13
1.1.3 Data strobe signal (DQS).....	13
1.1.4 Interface	14
1.1.5 Power supply.....	15
1.1.6 /CAS read latency, /CAS write latency, burst length, and burst sequence	15
1.1.7 Use of DLL	15
1.1.8 Data mask.....	15
1.2 Differences in Commands	16
1.2.1 Clock suspend.....	16
1.2.2 Full-page burst	16
1.2.3 Burst stop.....	16
1.2.4 Single write after burst read	16
1.3 Differences in Operation Timing	17
CHAPTER 2 PRODUCT OUTLINE.....	19
2.1 Pin Configurations	20
2.2 Pin Functions.....	22
2.2.1 Clock input (CK, /CK).....	22
2.2.2 Clock enable input (CKE).....	22
2.2.3 Chip select input (/CS)	22
2.2.4 Row address strobe input (/RAS), Column address strobe input (/CAS), Write enable input (/WE).....	22
2.2.5 Address input (A0 to Ax)	23
2.2.6 Bank Address input (BA0, BA1)	23
2.2.7 Data input/output (DQ0 to DQx).....	24
2.2.8 Data strobe input/output (DQS, LDQS, UDQS).....	24
2.2.9 DQ write mask enable input (DM, LDM, UDM).....	24
2.2.10 Power supply (for the internal circuit) (V _{DD} , V _{SS})	24
2.2.11 Power supply (for DQ) (V _{DDQ} , V _{SSQ})	24
2.2.12 Referential voltage (V _{REF}).....	24
2.3 Block Diagram	25
2.3.1 Memory cell array of 128M bit DDR SDRAM (EDD1216ALTA).....	26
2.3.2 Address decoder (Row address decoder, Column address decoder)	27
2.3.3 I/O buffer	27
2.3.4 Refresh counter.....	27
2.3.5 DLL (Delay Locked Loop).....	27

CHAPTER 3 PRODUCT FEATURES	28
3.1 Synchronous Operation	29
3.2 Command Control.....	30
3.2.1 Command input timing	30
3.2.2 DDR SDRAM command table	31
3.3 MultiBank Operation	32
3.3.1 Four-bank configuration	32
3.3.2 Multibank operations	33
3.4 Burst Operation	34
3.5 Access Time	36
 CHAPTER 4 INITIALIZATION.....	 39
4.1 Initialization after Power On	39
 CHAPTER 5 MODE REGISTER SET.....	 41
5.1 Programming the Mode Register	41
5.2 Parameters	41
5.3 Mode Register and Extended Mode Register Fields (with 128M bit DDR SDRAM).....	46
 CHAPTER 6 SIMPLIFIED STATE DIAGRAM.....	 47
6.1 Simplified State Diagram of DDR SDRAM.....	47
6.2 Current State Definition	49
6.2.1 Idle (IDLE).....	49
6.2.2 Bank activating (Row activating)	49
6.2.3 Bank active (BANK ACTIVE) (Row active).....	49
6.2.4 Precharge	49
6.2.5 Read and write (READ, WRIT).....	49
6.2.6 Read and write with auto precharge (READA, WRITA).....	49
6.2.7 Mode register set	49
6.2.8 CBR (Auto) refresh.....	49
6.2.9 Self refresh.....	50
6.2.10 Self refresh recovery	50
6.2.11 Power down	50
 CHAPTER 7 COMMAND OPERATIONS.....	 51
7.1 DDR SDRAM Command Truth Table	51
7.2 Command Execution Conditions.....	52
7.3 Command Operation of 128M bit DDR SDRAM (EDD1216ALTA)	53
 CHAPTER 8 BASIC OPERATION MODES	 59
8.1 Read Mode	59
8.2 Write Mode	62
8.3 Refresh Mode	64

Explore Litigation Insights

Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

Real-Time Litigation Alerts



Keep your litigation team up-to-date with **real-time alerts** and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

Advanced Docket Research



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

Analytics At Your Fingertips



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

LAW FIRMS

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

FINANCIAL INSTITUTIONS

Litigation and bankruptcy checks for companies and debtors.

E-DISCOVERY AND LEGAL VENDORS

Sync your system to PACER to automate legal marketing.