`
`
`
`
`
`
`UNITED STATES INTERNATIONAL TRADE COMMISSION
`WASHINGTON, D.C.
`
`Before the Honorable Thomas B. Pender
`Administrative Law Judge
`
`
`In the Matter of
`
`CERTAIN MOBILE ELECTRONIC
`DEVICES AND RADIO FREQUENCY
`AND PROCESSING COMPONENTS
`THEREOF
`
`
`
`
`
`
`Investigation No. 337-TA-1065
`
`QUALCOMM’S IDENTIFICATION OF EXPERT WITNESSES
`
`Pursuant to the Procedural Schedule (Order No. 7), Complainant Qualcomm Incorporated
`
`(“Qualcomm”) respectfully identifies the following expert witnesses who may offer opinions
`
`and/or testimony in this Investigation. This identification of expert witnesses is based on
`
`Qualcomm’s current understanding of the evidence and issues to be decided at the hearing.
`
`Qualcomm reserves the right to amend or supplement these disclosures as appropriate, including
`
`in response to new information or allegations.
`
`1.
`
`R. Jacob Baker, Ph.D.
`
`Dr. Baker is a Professor of Electrical and Computer Engineering at the University of
`
`Nevada, Las Vegas (“UNLV”). He received his Ph.D. in electrical engineering from the
`
`University of Nevada, Reno in 1993. From 1993 to 2000, he served on the faculty in the
`
`department of Electrical Engineering at the University of Idaho (“UI”) as both assistant and
`
`associate professor. In 2000, he joined a new electrical and computer engineering program at
`
`Boise State University (“BSU”), where he taught until 2012 and served as Department Chair
`
`from 2004 to 2007. In 2012, Dr. Baker re-joined the University of Nevada as a Professor of
`
`Electrical and Computer Engineering. During his tenure at the UI, BSU, and UNLV, Dr. Baker
`
`
`
`

`

`
`
`has been the chief professor to more than 75 graduate students. Over the last 32 years, Dr. Baker
`
`has developed an expertise in integrated circuit design and fabrication, low-power interconnect
`
`and packaging techniques, design of wired/wireless communication and interface circuits, and
`
`power electronics. He is a named inventor on over 200 granted and pending U.S. patents, and
`
`has authored numerous papers and publications in the integrated circuits space. A copy of Dr.
`
`Baker’s curriculum vitae is attached as Exhibit 1.
`
`Dr. Baker may offer opinions and/or testimony in this Investigation relating to the
`
`technical background and state of the art relevant to the asserted claims of the asserted patents;
`
`the interpretation and scope of the asserted claims of the asserted patents; the validity and
`
`enforceability of the asserted claims of the asserted patents; the design, development, and
`
`operation of Qualcomm’s domestic industry products and Respondent’s accused products;
`
`infringement of the asserted claims by Respondent; and whether Qualcomm’s domestic industry
`
`products practice the asserted patents. Dr. Baker may further offer opinions and/or testimony in
`
`rebuttal to Respondent’s expert testimony and/or other issues asserted by Respondent.
`
`2.
`
`Arthur W. Kelley, Ph.D.
`
`Dr. Kelley is an electrical and computer engineering consultant with a Ph.D. in electrical
`
`engineering and more than 30 years of expertise consulting on semiconductor technologies,
`
`including power management integrated circuits. He is a former tenured associate professor at
`
`North Carolina State University, where he taught both undergraduate and graduate classes in
`
`power electronics. He is an expert and has authored more than 30 publications in the power
`
`electronics space. He is also a listed inventor on numerous patents covering power management
`
`integrated circuits. Dr. Kelley has been the editor-in-chief of both the IEEE Power Electronics
`
`
`
`2
`
`

`

`
`
`Society newsletter and IEEE Transactions on Power Electronics journal. A copy of Dr. Kelley’s
`
`curriculum vitae is attached as Exhibit 2.
`
`Dr. Kelley may offer opinions and/or testimony in this Investigation relating to the
`
`technical background and state of the art relevant to the asserted claims of the asserted patents;
`
`the interpretation and scope of the asserted claims of the asserted patents; the validity and
`
`enforceability of the asserted claims of the asserted patents; the design, development, and
`
`operation of Qualcomm’s domestic industry products and Respondent’s accused products;
`
`infringement of the asserted claims by Respondent; and whether Qualcomm’s domestic industry
`
`products practice the asserted patents. Dr. Kelley may further offer opinions and/or testimony in
`
`rebuttal to Respondent’s expert testimony and/or other issues asserted by Respondent.
`
`3.
`
`Donald Y.C. Lie, Ph.D.
`
`Dr. Lie is the Keh-Shew Lu Regents Chair Professor in Electrical and Computer
`
`Engineering at Texas Tech University. He is an expert and has over three decades of experience
`
`in the electrical and computer engineering space, including in the field of low-power RF
`
`integrated circuits. His work has advanced new concepts in that field and has been published in
`
`hundreds of technical papers. Dr. Lie is also a named inventor on seven U.S. patents, including
`
`several of low-power and high-efficiency switching RF power amplifiers. A copy of Dr. Lie’s
`
`curriculum vitae is attached as Exhibit 3.
`
`Dr. Lie may offer opinions and/or testimony in this Investigation relating to the technical
`
`background and state of the art relevant to the asserted claims of the asserted patents; the
`
`interpretation and scope of the asserted claims of the asserted patents; the validity and
`
`enforceability of the asserted claims of the asserted patents; the design, development, and
`
`operation of Qualcomm’s domestic industry products and Respondent’s accused products;
`
`
`
`3
`
`

`

`
`
`infringement of the asserted claims by Respondent; and whether Qualcomm’s domestic industry
`
`products practice the asserted patents. Dr. Lie may further offer opinions and/or testimony in
`
`rebuttal to Respondent’s expert testimony and/or other issues asserted by Respondent.
`
`4.
`
`Paul S. Min, Ph.D.
`
`Dr. Min is a Senior Professor in the Department of Electrical Systems Engineering at
`
`Washington University in St. Louis. He is an internationally recognized expert and has more
`
`than 30 years of experience as a researcher, educator, and entrepreneur in the high speed
`
`communications, electronics, and computing fields. His expertise includes, but is not limited to,
`
`communications, computing, semiconductors, electronic systems, switching, and wireless
`
`technologies. A copy of Dr. Min’s curriculum vitae is attached as Exhibit 4.
`
`Dr. Min may offer opinions and/or testimony in this Investigation relating to the technical
`
`background and state of the art relevant to the asserted claims of the asserted patents; the
`
`interpretation and scope of the asserted claims of the asserted patents; the validity and
`
`enforceability of the asserted claims of the asserted patents; the design, development, and
`
`operation of Qualcomm’s domestic industry products and Respondent’s accused products;
`
`infringement of the asserted claims by Respondent; and whether Qualcomm’s domestic industry
`
`products practice the asserted patents. Dr. Min may further offer opinions and/or testimony in
`
`rebuttal to Respondent’s expert testimony and/or other issues asserted by Respondent.
`
`5.
`
`Murali Annavaram, Ph.D.
`
`Dr. Annavaram has been a faculty member in the Ming-Hsieh Department of Electrical
`
`Engineering at the University of Southern California since 2007. He currently holds the Robert
`
`G. and Mary G. Lane Early Career Chair. He is an expert in computer and electrical
`
`engineering, including in the mobile energy efficiency space. He has developed architecture and
`
`
`
`4
`
`

`

`
`
`microarchitecture techniques for improving power, performance, and reliability of out of order
`
`processors, graphics processing units, (GPUs), server systems, and mobile devices. A copy of
`
`Dr. Annavaram’s curriculum vitae is attached as Exhibit 5.
`
`Dr. Annavaram may offer opinions and/or testimony in this Investigation relating to the
`
`technical background and state of the art relevant to the asserted claims of the asserted patents;
`
`the interpretation and scope of the asserted claims of the asserted patents; the validity and
`
`enforceability of the asserted claims of the asserted patents; the design, development, and
`
`operation of Qualcomm’s domestic industry products and Respondent’s accused products;
`
`infringement of the asserted claims by Respondent; and whether Qualcomm’s domestic industry
`
`products practice the asserted patents. Dr. Annavaram may further offer opinions and/or
`
`testimony in rebuttal to Respondent’s expert testimony and/or other issues asserted by
`
`Respondent.
`
`6.
`
`John Villasenor, Ph.D.
`
`Dr. Villasenor is a Professor of Electrical Engineering at the University of California, Los
`
`Angeles. He is also a nonresident senior fellow at the Brookings Institution and a Visiting
`
`Fellow at the Hoover Institution at Stanford University. He has led a Department of Homeland
`
`Security-funded research project at Stanford directed to improving cybersecurity for U.S. critical
`
`infrastructure. Dr. Villasenor is an expert in and has decades of experience in the digital
`
`communications and electronics space, with research on areas including power-efficient
`
`hardware implementation of communications algorithms, methods to make improved use of
`
`wireless spectrum, and approaches to increase the reliability of data transmitted over channels
`
`that are both noisy and rapidly changing. A copy of Dr. Villasenor’s curriculum vitae is attached
`
`as Exhibit 6.
`
`
`
`5
`
`

`

`
`
`Dr. Villasenor may offer opinions and/or testimony in this Investigation relating to the
`
`technical background and state of the art relevant to the asserted claims of the asserted patents;
`
`the interpretation and scope of the asserted claims of the asserted patents; the validity and
`
`enforceability of the asserted claims of the asserted patents; the design, development, and
`
`operation of Qualcomm’s domestic industry products and Respondent’s accused products;
`
`infringement of the asserted claims by Respondent; and whether Qualcomm’s domestic industry
`
`products practice the asserted patents. Dr. Villasenor may further offer opinions and/or
`
`testimony in rebuttal to Respondent’s expert testimony and/or other issues asserted by
`
`Respondent.
`
`7.
`
`Trevor Mudge, Ph.D.
`
`Dr. Mudge is a Professor of Electrical Engineering & Computer Science at the University
`
`of Michigan. Since receiving his Ph.D. degree in computer science from the University of
`
`Illinois, Urbana in 1977, Dr. Mudge has authored numerous papers and chaired dozens of theses
`
`on key technology fields such as computer architecture, programming languages, compilation,
`
`VLSI design, and computer vision. He is an expert in those fields. In 2014, he was the recipient
`
`of ACM/IEEE CS Eckert-Mauchly Award for pioneering contributions to low-power computer
`
`architecture and its interaction with technology. A copy of Dr. Mudge’s curriculum vitae is
`
`attached as Exhibit 7.
`
`Dr. Mudge may offer opinions and/or testimony in this Investigation relating to the
`
`technical background and state of the art relevant to the asserted claims of the asserted patents;
`
`the interpretation and scope of the asserted claims of the asserted patents; the validity and
`
`enforceability of the asserted claims of the asserted patents; the design, development, and
`
`operation of Qualcomm’s domestic industry products and Respondent’s accused products;
`
`
`
`6
`
`

`

`
`
`infringement of the asserted claims by Respondent; and whether Qualcomm’s domestic industry
`
`products practice the asserted patents. Dr. Mudge may further offer opinions and/or testimony in
`
`rebuttal to Respondent’s expert testimony and/or other issues asserted by Respondent.
`
`8.
`
`Michael C. Brogioli, Ph.D.
`
`Dr. Brogioli is an Adjunct Professor of Electrical and Computer Engineering at Rice
`
`University, where he received his Ph.D. in electrical and computer engineering in 2007. He is an
`
`expert and instructs graduate level seminars on embedded computer architectures, and their
`
`relation to compiled languages and embedded software systems. He is also the author of the
`
`RISD compiler infrastructure for multi-clustered, scalable, VLIW based DSP architectures. A
`
`copy of Dr. Brogioli’s curriculum vitae is attached as Exhibit 8.
`
`Dr. Brogioli may offer opinions and/or testimony in this Investigation relating to the
`
`technical background and state of the art relevant to the asserted claims of the asserted patents;
`
`the interpretation and scope of the asserted claims of the asserted patents; the validity and
`
`enforceability of the asserted claims of the asserted patents; the design, development, and
`
`operation of Qualcomm’s domestic industry products and Respondent’s accused products;
`
`infringement of the asserted claims by Respondent; and whether Qualcomm’s domestic industry
`
`products practice the asserted patents. Dr. Brogioli may further offer opinions and/or testimony
`
`in rebuttal to Respondent’s expert testimony and/or other issues asserted by Respondent.
`
`9.
`
`Tim A. Williams, Ph.D.
`
`Dr. Williams has nearly 40 years of professional experience in wireless communications
`
`and telecom technologies. He is an expert in those fields and an entrepreneur who has
`
`participated in the organization and operation of start up companies that brought wireless LAN,
`
`software VoIP PBX, and 2-way paging technology to the marketplace. Dr. Williams holds
`
`
`
`7
`
`

`

`
`
`numerous patents in wireless and signal processing technology. A copy of Dr. Williams’
`
`curriculum vitae is attached as Exhibit 9.
`
`Dr. Williams may offer opinions and/or testimony in this Investigation relating to the
`
`technical background and state of the art relevant to the asserted claims of the asserted patents;
`
`the interpretation and scope of the asserted claims of the asserted patents; the validity and
`
`enforceability of the asserted claims of the asserted patents; the design, development, and
`
`operation of Qualcomm’s domestic industry products and Respondent’s accused products;
`
`infringement of the asserted claims by Respondent; and whether Qualcomm’s domestic industry
`
`products practice the asserted patents. Dr. Williams may further offer opinions and/or testimony
`
`in rebuttal to Respondent’s expert testimony and/or other issues asserted by Respondent.
`
`10.
`
`Carla S. Mulhern
`
`Ms. Mulhern is an expert economist who specializes in the application of economic
`
`principles to issues arising in complex business litigation. She has served as an expert witness
`
`on damages issues in commercial litigation matters, including intellectual property and breach of
`
`contract cases, and provided testimony in various district and state courts. Ms. Mulhern’s
`
`intellectual property damages experience includes cases involving allegations of patent,
`
`copyright, and trademark infringement, as well as misappropriation of trade secrets; she has also
`
`provided expert testimony on these issues in Section 337 cases at the ITC. Before the ITC, she
`
`has testified on a variety of economic issues, such as domestic industry, remedy, bonding,
`
`commercial success, and public interest. A copy of Ms. Mulhern’s curriculum vitae is attached
`
`as Exhibit 10.
`
`Ms. Mulhern may offer opinions and/or testimony in this Investigation relating to the
`
`economics of Qualcomm’s domestic industry, the appropriate remedy and/or bond rate should
`
`
`
`8
`
`

`

`
`
`the Commission find a violation of Section 337, and the effect on the public interest should the
`
`Commission issue remedial orders against Respondent and the accused products in this
`
`Investigation, including any effect such remedial orders would have upon the public health and
`
`welfare, competitive conditions in the United States economy, the production of like or directly
`
`competitive articles in the United States, and consumers in the United States. Ms. Mulhern may
`
`further offer opinions and/or testimony in rebuttal to Respondent’s expert testimony and/or other
`
`issues asserted by Respondent.
`
`11. William Kerr, Ph.D.
`
`Dr. Kerr is an expert in the economics of intellectual property and competitiveness. He
`
`has produced several books and articles on these subjects, including a leading treatise on the
`
`economics of intellectual property damages, now in its 11th edition. In more than 30 years as a
`
`professional economist, Dr. Kerr has taught economics and statistics and advised government
`
`and private clients on issues ranging from tax policy to economic development and on mergers
`
`and acquisition matters, as well as the development of international trade and licensing
`
`programs. He has testified as an expert in litigation related to intellectual property, antitrust
`
`issues, commercial disputes, international trade, and employment and discrimination matters. A
`
`copy of Dr. Kerr’s curriculum vitae is attached as Exhibit 11.
`
`Dr. Kerr may offer opinions and/or testimony in this Investigation relating to the
`
`economics of Qualcomm’s domestic industry, the appropriate remedy and/or bond rate should
`
`the Commission find a violation of Section 337, and the effect on the public interest should the
`
`Commission issue remedial orders against Respondent and the accused products in this
`
`Investigation, including any effect such remedial orders would have upon the public health and
`
`welfare, competitive conditions in the United States economy, the production of like or directly
`
`
`
`9
`
`

`

`
`
`competitive articles in the United States, and consumers in the United States. Dr. Kerr may
`
`further offer opinions and/or testimony in rebuttal to Respondent’s expert testimony and/or other
`
`issues asserted by Respondent.
`
`12.
`
`J. Gregory Sidak
`
`Mr. Sidak is the founder and chairman of Criterion Economics, L.L.C. He is an expert in
`
`antitrust, regulation, and intellectual property, as well as on damages and valuation in complex
`
`litigation and international arbitration generally. He has served as a court-appointed neutral
`
`economic expert on damages and liability. Mr. Sidak is also a founding co-editor of the Journal
`
`of Competition Law & Economics, the preeminent international journal on antitrust law and
`
`economics, which has been published quarterly by the Oxford University Press since 2005. A
`
`copy of Mr. Sidak’s curriculum vitae is attached as Exhibit 12.
`
`Mr. Sidak may offer opinions and/or testimony in this Investigation relating to the
`
`economics of Qualcomm’s domestic industry, the appropriate remedy and/or bond rate should
`
`the Commission find a violation of Section 337, and the effect on the public interest should the
`
`Commission issue remedial orders against Respondent and the accused products in this
`
`Investigation, including any effect such remedial orders would have upon the public health and
`
`welfare, competitive conditions in the United States economy, the production of like or directly
`
`competitive articles in the United States, and consumers in the United States. Mr. Sidak may
`
`further offer opinions and/or testimony in rebuttal to Respondent’s expert testimony and/or other
`
`issues asserted by Respondent.
`
`13.
`
`Earl W. McCune Jr., Ph.D.
`
`Dr. McCune is an electrical and computer engineering consultant with a Ph.D. in
`
`electrical engineering and more than 40 years of experience in RF design and analog and digital
`
`
`
`10
`
`

`

`
`
`signal processing. He is also a listed inventor on more than 50 patents broadly covering power
`
`amplifiers, power conversion, and power supply modulation. He has also authored numerous
`
`books and publications in the power electronic space, including on dynamic power supply
`
`transmitters and envelope tracking. Dr. McCune was an appointed IEEE MTT Distinguished
`
`Microwave Lecturer for 2013 through 2015. A copy of Mr. McCune’s curriculum vitae is
`
`attached as Exhibit 13.
`
`Dr. McCune may offer opinions and/or testimony in this Investigation relating to the
`
`technical background and state of the art relevant to the asserted claims of the asserted patents;
`
`the interpretation and scope of the asserted claims of the asserted patents; the validity and
`
`enforceability of the asserted claims of the asserted patents; the design, development, and
`
`operation of Qualcomm’s domestic industry products; and whether Qualcomm’s domestic
`
`industry products practice the asserted patents. Dr. McCune may further offer opinions and/or
`
`testimony in rebuttal to Respondent’s expert testimony and/or other issues asserted by
`
`Respondent concerning the topics identified above.
`
`
`
`
`
`
`
`11
`
`

`

`
`
`Dated: October 20, 2017
`
`
`
`
`
`
`Respectfully submitted,
`
`/s/ S. Alex Lasher
`_________________________________________
`S. Alex Lasher
`QUINN EMANUEL URQUHART & SULLIVAN, LLP
`777 6th Street NW, 11th Floor
`Washington, DC 20001
`Tel.: (202) 538-8000
`Fax: (202) 538-8100
`
`David A. Nelson
`Stephen Swedlow
`QUINN EMANUEL URQUHART & SULLIVAN, LLP
`191 N. Wacker, Suite 2700
`Chicago, Illinois 60606
`Tel.: (312) 705-7400
`Fax: (312) 705-7401
`
`Richard W. Erwine
`Alexander Rudis
`QUINN EMANUEL URQUHART & SULLIVAN, LLP
`51 Madison Avenue, 22nd Floor
`New York, NY 10010
`Tel.: (212) 849-7000
`Fax: (212) 849-7100
`
`Sean S. Pak
`QUINN EMANUEL URQUHART & SULLIVAN, LLP
`50 California Street, 22nd Floor
`San Francisco, CA 94111
`Tel.: (415) 875-6600
`Fax: (415) 875-6700
`
`Tom M. Schaumberg
`Deanna Tanner Okun
`Beau Jackson
`Michael R. Doman, Jr.
`ADDUCI, MASTRIANI & SCHAUMBERG, L.L.P.
`1133 Connecticut Avenue, N.W., 12th Floor
`Washington, DC 20036
`Tel.: (202) 467-6300
`Fax: (202) 466-2006
`
`Evan R. Chesler
`Keith R. Hummel
`
`
`
`12
`
`

`

`
`
`
`
`Richard J. Stark
`Gary A. Bornstein
`J. Wesley Earnhardt
`Yonatan Even
`Vanessa A. Lavely
`CRAVATH, SWAINE & MOORE LLP
`Worldwide Plaza, 825 Eighth Avenue
`New York, NY 10019
`Tel.: (212) 474-1000
`Fax: (212) 474-3700
`
`Counsel for Complainant Qualcomm Incorporated
`
`13
`
`

`

`
`
`
`
`
`
`
`EXHIBIT 1
`EXHIBIT 1
`
`
`
`
`
`
`
`
`
`
`

`

`R. JACOB BAKER, PH.D., P.E.
`
`Professor of Electrical and Computer Engineering
`Department of Electrical and Computer Engineering
`
`6775 Agave Azul Court
`Las Vegas, NV 89120
`
`(725) 777-3755
`
`Email: rjacobbaker@gmail.com
`Website: http://CMOSedu.com/jbaker/jbaker.htm
`
`EDUCATION
`Ph.D. in Electrical Engineering; December 1993; University of Nevada, Reno, GPA 4.0/4.0. Dissertation
`Title: Applying power MOSFETs to the design of electronic and electro-optic instrumentation.
`M.S. and B.S. in Electrical Engineering: May 1986 and 1988; University of Nevada, Las Vegas. Thesis
`Title: Three-dimensional simulation of a MOSFET including the effects of gate oxide charge.
`ACADEMIC EXPERIENCE
`January 1991 - Present: Professor of Electrical and Computer Engineering at the University of Nevada,
`Las Vegas from August 2012 to present. From January 2000 to July 2012 held various positions at
`Boise State University including: Professor (2003 – 2012), Department Chair (2004 - 2007), and
`tenured Associate Professor
`(2000 - 2003). From August 1993 to January 2000 was a
`tenured/tenure track faculty member at the University of Idaho: Assistant Professor (1993 - 1998)
`and then tenured Associate Professor (1998 - 2000). Lastly, from January 1991 to May 1993 held
`adjunct faculty positions in the departments of Electrical Engineering at the University of Nevada,
`Las Vegas and Reno. Additional details:
`•
`integrated circuit fabrication and design.
`Research is focused on analog and mixed-signal
`Worked with multi-disciplinary teams (civil engineering, biology, materials science, etc.) on
`projects that have been funded by EPA, DARPA, NASA, Army, DMEA, and the AFRL.
`Current and past research and development interests are:
`o Capacitive sensing techniques using delta-sigma modulation and interfacing to sensors
`o Circuit design and fabrication for the control, use, and storage of renewable energy using
`thermoelectric generators
`o Design of electrical/biological circuits and systems using electrowetting on dielectric for
`automating and controlling biological experiments
`o Design of readout integrated circuits (ROICs) for use with focal plane arrays (FPAs)
`o Heterogeneous integration of III-V photonic devices (e.g. FPAs and VCSELs) with CMOS
`o Methods (e.g., 3D packaging and capacitive interconnects) to reduce power consumption in
`semiconductor memories, memory modules, and digital systems
`o Analog and mixed-signal circuit fabrication and design for communication systems,
`synchronization, energy storage, data conversion, and interfaces
`
`•
`
`R. JACOB BAKER, PH.D., P.E.
`
`Page1
`
`

`

`•
`
`•
`
`o The design of writing and sensing circuitry for emerging nonvolatile memory technologies,
`focal planes, and displays
`(arrays)
`in nascent nanotechnologies
`(e.g. magnetic,
`chalcogenide)
`o Reconfigurable electronics design and fabrication using nascent memory technologies such
`as the memristor
`o Finding an electronic, that is, no mechanical component, replacement for the hard disk
`drive using nascent fabrication technologies
`o Power electronics circuit design for consumers and consumer electronics including power
`management and adaptive control to reduce power consumption
`o Design of bandpass delta-sigma modulators
`for
`IQ demodulation in wireless
`communication systems
`o University prototyping, fabricating, and packaging of integrated circuits
`Led, as chair, the department in graduate curriculum (MS and PhD), program development, and
`ABET accreditation visits.
`• Worked with established and start-up companies to provide technical expertise and identify
`employment opportunities for students.
`• Held various leadership and service positions including: ECE chair, graduate coordinator, college
`curriculum committee (chair), promotion and tenure committee, scholarly activities committee,
`faculty search committee, university level search committees, etc. Collaborate with College of
`Engineering faculty on joint research projects.
`Taught courses in circuits, analog IC design, digital VLSI design and fabrication, and mixed-signal
`integrated circuit design to both on- and, via the Internet, off-campus students. Research
`emphasis in integrated circuit design using nascent technologies.
`INDUSTRIAL EXPERIENCE
`2013 - present: Working with Freedom Photonics and Attollo Engineering in the Santa Barbara area on
`the integration, fabrication and design, of optoelectronics with CMOS integrated circuits. Work
`includes the design of compact optical transceivers for range finding applications, high-efficiency
`integrated silicon avalanche photodetectors for quantum key receivers, Geiger mode SiGe receivers
`for long-range communications, and the fabrication of near-infrared focal plane arrays. Packaging
`and testing of numerous chips fabricated in both CMOS and SiGe technologies.
`2013 - present: Working with National Security Technologies, LLC,) on the Design and Fabrication of
`Integrated electrical/photonic application specific integrated circuit (ASIC) design for use in the
`implementation of diagnostic instrumentation.
`2013 - 2015: Consultant for OmniVision. Working on integrating CMOS image sensors (CIS) with
`memory for very high-speed consumer imager products. Design specialty DRAM, high-speed
`interfaces between CIS and DRAM, packaging techniques to pair the CIS with DRAM.
`2010 - 2013: Worked with Arete’ Associates on the design of high-speed compressive transimpedance
`amplifiers for LADAR projects and the design of ROIC unit cells. Work funded by the U. S. Air Force.
`2013: Cirque, Inc. Consulting on the design of analog-to-digital interfaces for capacitive touch displays
`and pads.
`2012: Consultant at Lockheed-Martin Santa Barbara Focal Plane Array. CMOS circuit design and
`fabrication for the development and manufacture of infrared components and imaging systems
`with an emphasis on highest sensitivity Indium Antimonide (InSb) focal plane arrays (FPAs) in linear
`through large staring formats. Product groups include FPAs, integrated dewar assemblies (IDCAs),
`camera heads, high-speed interfaces between image processors and imaging systems, and infrared
`imaging systems.
`
`R. JACOB BAKER, PH.D., P.E.
`
`Page2
`
`

`

`2010 - 2012: Working with Aerius Photonics (and then FLIR Inc. when Aerius was purchase by FLIR) on
`the design of Focal Plane Arrays funded (SBIRs and STTRs) by the U.S. Air Force, Navy, and Army.
`Experience with readout integrated circuits (ROICs) and the design/layout of photodetectors in
`standard CMOS.
`2009 - 2010: Sun Microsystems, Inc. (now Oracle) VLSI research group. Provided consulting on memory
`circuit design/fabrication and proximity connection (PxC) interfaces to DRAMs and SRAMs for lower
`power, 3D packaging, for memory modules.
`2009 - 2010: Contour Semiconductor, Inc. Design of NMOS voltage and current references as well as
`the design of a charge pump for an NMOS memory chip.
`1994 - 2008: Affiliate faculty (Senior Designer), Micron Technology. Designed CMOS circuits for DRAMs
`including DLLs, PLLs for embedded graphics chips, voltage references and regulators, data
`converters, field-emitting display drivers, sensing for MRAM (using delta-sigma data conversion
`topologies), SRAMs, CMOS active pixel
`imagers and sensors, power supply design (linear and
`switching), input buffers, etc. Worked on a joint research project between Micron and HP labs in
`magnetic memory fabrication and design using the MTJ memory cell. Worked on numerous
`projects (too many to list) resulting in numerous US patents (see following list). Considerable
`experience working with product engineering to ensure high-yield from the production line from
`fabrication to test. Co-authored a book on DRAM circuit design through the support of Micron.
`Gained knowledge in the entire memory design process from fabrication to packaging. Developed,
`designed, and tested circuit design techniques for multi-level cell (MLC) Flash memory using signal
`processing.
`January 2008: Consultant for Nascentric located in Austin, TX. Provide directions on circuit operation
`(DRAM, memory, and mixed-signal) for fast SPICE circuit simulations.
`May 1997 - May 1999: Consultant for Tower Semiconductor, Haifa, Israel. Designed CMOS integrated
`circuit cells for various modem chips, interfaces, and serial buses including USB circuits, charging
`circuits based upon power up/down circuits using an MOS or bandgap reference, pre-amplifiers,
`comparators, etc.
`Summer 1998: Consultant for Amkor Wafer Fabrication Services, Micron Technology, and Rendition,
`Inc., Design PLLs and DLLs for custom ASICs and a graphics controller chip.
`Summers 1994 - 1995: Micron Display Inc. Designing phase locked loop for generating a pixel clock for
`field emitting displays and a NTSC to RGB circuit on chip in NMOS. These displays are miniature
`color displays for camcorder and wrist watch size color television. Worked on the fabrication and
`design of video peripheral circuits for these displays.
`September - October 1993: Lawrence Berkeley Laboratory. Designed and constructed a 40 A, 2 kV
`power MOSFET pulse generator with a 3 ns rise-time and 8 ns fall-time for driving Helmholtz coils.
`Summer 1993: Lawrence Livermore National Laboratory, Nova Laser Program. Researched picosecond
`instrumentation, including time-domain design for impulse radar and imaging.
`December 1985 - June 1993: (from July 1992 to June 1993 employed as a consultant while finishing up
`my Ph.D.), E.G.&G. Energy Measurements Inc., Nevada, Senior Electronics Design Engineer.
`Responsible for the design and manufacturing of instrumentation used in support of Lawrence
`Livermore National Laboratory's Nuclear Test Program. Responsible for designing and fabricating
`over 30 electronic and electro-optic instruments including: CCD camera design, fiber optic
`transmitters employing high speed laser drive electronics, receivers employing envelop tracking for
`DC voltage restoration and regeneration of received information, receiver low noise amplifier
`design, frame synchronizers for re-assembling transmitted images, high-speed SRAM memory
`system design with battery back-up, calibration equipment design such as a tunnel diode pulse
`generator for testing compensation of oscilloscopes and DAC design for calibrating CCD readout
`
`Page3
`
`R. JACOB BAKER, PH.D., P.E.
`
`

`

`electronics, power supply and battery charger designs, sweep circuits for streak cameras, Pockel’s
`cell drive electronics, vertical amplifier design using HBTs for analog oscilloscopes used at the
`Nevada Test Site, and 10 kV ramp designs using a planar triode to name some of the designs.
`This position provided considerable fundamental grounding in EE with a broad exposure to PC
`board design to the design of cable equalizers. Summarizing, I gained experienc