`
`
`
`
`
`UNITED STATES PATENT AND TRADEMARK OFFICE
`___________________
`
`BEFORE THE PATENT TRIAL AND APPEAL BOARD
`___________________
`
`
`Intel Corporation,
`Petitioner,
`
`v.
`
`VLSI Technology, LLC,
`Patent Owner.
`___________________
`
`Case IPR2019-01196
`Patent No. 7,246,027
`___________________
`
`
`
`PATENT OWNER'S PRELIMINARY RESPONSE
`
`
`
`
`
`Mail Stop "PATENT BOARD"
`Patent Trial and Appeal Board
`U.S. Patent and Trademark Office
`P.O. Box 1450
`Alexandria, VA 22313-1450
`
`10743111
`
`
`
`
`
`
`
`
`
`
`
`TABLE OF CONTENTS
`
`Case IPR2019-01196
`Patent No. 7,246,027
`
`I.
`II.
`
`Page
`INTRODUCTION ........................................................................................ 1
`THE BOARD SHOULD DENY THE PETITION UNDER 314(a)
`BECAUSE THE DISTRICT COURT ACTION IS IN AN
`ADVANCED STAGE .................................................................................. 9
`SUMMARY OF THE '027 PATENT......................................................... 12
`III.
`IV. THE PRIOR ART REFERENCES DIFFER FROM THE '027
`INVENTIONS ............................................................................................ 16
`A.
`Starr Overview ................................................................................. 16
`B.
`Bilak Overview ................................................................................. 19
`C.
`Kang Overview ................................................................................. 21
`LEVEL OF ORDINARY SKILL ............................................................... 23
`V.
`VI. CLAIM CONSTRUCTION ....................................................................... 23
`A.
`"Determining/Determine An Analog Variation Parameter" ............ 23
`1.
`Substituting "determining/determine" with
`"sensing/sense" alters the claims scope ................................. 24
`"Variation" refers to IC-to-IC variance, which variance
`may or may not occur during operation ................................. 27
`"Determining/Determine An Operational Temperature" ................. 30
`B.
`"Determining/Determine A Digital Variation Parameter" ............... 32
`C.
`VII. GROUND 1: CLAIMS 1, 2, 8, 9, 18, AND 19 ARE NOT
`RENDERED OBVIOUS BY STARR IN VIEW OF BILAK. .................. 32
`A.
`The Petition Fails To Establish That Starr Discloses
`"Determining An Adjustment Signal . . .......................................... 32
`
`2.
`
`10743111
`
`
`
`- ii -
`
`
`
`
`
`
`
`B.
`
`C.
`
`D.
`
`E.
`
`Case IPR2019-01196
`Patent No. 7,246,027
`
`Page
`
`2.
`3.
`
`The Petition Fails To Establish That Starr Discloses "Analog
`Variation Parameter" (All Claims). .................................................. 38
`1. Monitoring Circuit B to determine a drift in threshold
`voltage differs from determining "a parameter of an
`analog portion of the integrated circuit" ................................ 38
`Petitioner Has Not Presented Any Competent Evidence That
`Starr's Threshold Voltage Is "Representative Of An
`Integrated Circuit Fabrication Process Variance Of The
`Integrated Circuit" ............................................................................ 42
`1.
`Petitioner presents no competent evidence that Starr's
`measured threshold voltage or voltage drift relates to
`IC fabrication process variance. ............................................. 42
`Starr's threshold voltage varies due to aging. ........................ 44
`Petitioner fails to establish that threshold voltages are
`inherently "representative of the integrated circuit
`fabrication process variance of the integrated circuit" .......... 46
`The Petition Fails To Establish That Starr Discloses
`"Determining An Analog Variation Parameter" (Claims 1, 2,
`8, 9, 18, and 19). ............................................................................... 48
`The Petition Fails To Establish That Starr Discloses
`"Determining An Operational Temperature Associated With
`The Analog Variation Parameter" (Claims 1, 2, 8, 9, and 19). ........ 51
`1.
`Starr regards changes in operating temperature and
`shifts in threshold voltages as two independent
`variables and do not associate them with each other ............. 52
`Alleged Similarity In Starr's Figure 10 And The '027
`Patent's Figure 8 Does Not Establish That Starr's
`Operating Temperature Is Associated With Its
`Threshold Voltage .................................................................. 54
`
`2.
`
`10743111
`
`
`
`- iii -
`
`
`
`
`
`
`
`Case IPR2019-01196
`Patent No. 7,246,027
`
`Page
`
`3.
`
`F.
`
`Petitioner presents no basis for equating Starr's
`threshold voltage to Tsividis' threshold value. ...................... 57
`The Petition Fails To Establish That A POSA Would
`Combine Starr and Bilak (All Claims). ............................................ 59
`VIII. GROUND 2: CLAIMS 3, 5, 6, 7, 10, 11, 12, AND 20 ARE NOT
`RENDERED OBVIOUS BY STARR IN VIEW OF BILAK AND
`KANG ......................................................................................................... 63
`IX. CONCLUSION ........................................................................................... 66
`
`
`10743111
`
`
`
`- iv -
`
`
`
`
`
`
`
`TABLE OF AUTHORITIES
`
`Case IPR2019-01196
`Patent No. 7,246,027
`
` Page(s)
`
`Cases
`Arendi S.A.R.L. v. Apple Inc.,
`832 F.3d 1355 (Fed. Cir. 2016) .......................................................................... 65
`DSS Technology Management, Inc. v. Apple Inc.,
`885 F.3d. 1367 (Fed. Cir. 2018) ......................................................................... 65
`E-One, Inc. v. Oshkosh Corp.,
`No. IPR2019-00161 (PTAB May 15, 2019) ....................................................... 10
`Int'l Rectifier Corp. v. IXYS Corp.,
`361 F.3d 1363 (Fed. Cir. 2004) .................................................................... 27, 31
`Kara Tech. Inc. v. Stamps.com, Inc.,
`582 F.3d 1341 (Fed. Cir. 2009) .......................................................................... 27
`NHK Spring Co., Ltd. v. Intri-Plextechnologies, Inc.,
`IPR2018-00752, Paper No. 8 (PTAB Sep. 12, 2018) ........................................... 9
`Omega Eng'g, Inc. v. Raytek Corp.,
`334 F.3d 1314 (Fed. Cir.2003) ........................................................................... 25
`Paice LLC v. Ford Motor Co.,
`881 F.3d 894 (Fed. Cir. 2018) ............................................................................ 26
`Phillips v. AWH Corp.,
`415 F.3d 1303 (Fed. Cir. 2005) .......................................................................... 27
`Tokai Corp. v. Easton Enters., Inc.,
`632 F.3d 1358 (Fed. Cir. 2011) .......................................................................... 62
`Univ. of Md. Biotechnology Inst. v. Presens Precision Sensing Gmbh,
`711 Fed. App'x. 1007 (Fed. Cir. 2017) ............................................................... 62
`ZTE (USA), Inc. v. Fractus S.A.,
`IPR2018-01461, Paper 10, 17 (PTAB Feb. 28, 2019) ........................................ 10
`
`10743111
`
`
`
`- v -
`
`
`
`
`
`
`
`Case IPR2018-00215
`Patent No. 7,246,027
`
`Page(s)
`
`Statutes
`35 U.S.C. § 314(a) ..................................................................................................... 8
`Regulations
`37 C.F.R. § 42.1(b) .................................................................................................. 11
`
`
`10743111
`
`
`
`- vi -
`
`
`
`
`
`Case IPR2019-01196
`Patent No. 7,246,027
`
`EXHIBIT LIST
`
`Declaration of Professor Engin Ipek in Support of Patent
`Owner's Preliminary Response
`
`Declaration of Dr. Thomas M. Conte in Support of Patent
`Owner's Opening Claim Construction Brief in VLSI
`Technology LLC v. Intel Corp., No. 1:18-cv-00966-CFC (D.
`Del., May 31, 2019), filed as Document No. 229-2, pp. 216-
`256 on Aug. 19, 2019
`
`Declaration of Dr. Thomas M. Conte in Support of Patent
`Owner's Reply Claim Construction Brief in VLSI Technology
`LLC v. Intel Corp., No. 1:18-cv-00966-CFC (D. Del., July
`19, 2019), filed as Document No. 229-2, pp. 258-294 on
`Aug. 19, 2019
`
`Excerpt of Joint Claim Construction Brief in VLSI
`Technology LLC v. Intel Corp., No. 1:18-cv-00966-CFC (D.
`Del., August 19, 2019), filed as Document No. 228
`
`Complaint in VLSI Technology LLC v. Intel Corp., No. 1:18-
`cv-00966-CFC (D. Del., June 28, 2018)
`
`Scheduling Order in VLSI Technology LLC v. Intel Corp.,
`No. 1:18-cv-00966-CFC (D. Del., November 1, 2018), filed
`as Document 40
`
`Petitioner Intel Corporation's Amended Identification of
`Prior Art Combinations in VLSI Technology LLC v. Intel
`Corp., No. 1:18-cv-00966-CFC, served on June 24, 2019
`
`Excerpt of Merriam-Webster's Collegiate Dictionary, 10th
`Ed. (1999), p. 997
`
`Excerpt of Cambridge International Dictionary of English by
`Cambridge University Press (1996), p. 1211
`
`Excerpt of Cassell's English Dictionary by Cassell & Co.
`(1998), pp. 1063-64.
`
`- vii -
`
`
`
`
`
`Ex. 2001
`
`Ex. 2002
`
`Ex. 2003
`
`Ex. 2004
`
`Ex. 2005
`
`Ex. 2006
`
`Ex. 2007
`
`Ex. 2008
`
`Ex. 2009
`
`Ex. 2010
`
`10743111
`
`
`
`
`
`Case IPR2015-00592
`Patent 7,075,585
`
`Excerpt of The New Oxford American Dictionary by Oxford
`University Press (2001), p. 1451
`
`Excerpt of Operation and Modeling of The MOS Transistor
`by Yannis Tsividis by WCB/McGraw-Hill, 2nd Ed. (1999)
`
`Ex. 2011
`
`Ex. 2012
`
`
`
`
`
`10492111
`
`
`
`- viii -
`
`
`
`
`
`
`
`Case IPR2019-01196
`Patent No. 7,246,027
`
`STATEMENT OF MATERIAL FACTS IN DISPUTE
`Petitioners did not submit a statement of material facts in this Petition.
`
`Accordingly, no response is due pursuant to 37 C.F.R. § 42.23(a), and no facts are
`
`admitted.
`
`
`
`10743111
`
`
`
`- ix -
`
`
`
`
`
`
`I.
`
`Case IPR2019-01196
`Patent No. 7,246,027
`
`INTRODUCTION
`Petitioner asks the Board to invalidate claims 1-3, 5-12 and 18-20 of the
`
`U.S. Patent No. 7,246,027 ("the '027 patent") on two grounds. Pet. 5. The Board
`
`should deny the petition under 314(a) because a trial will conclude at the district
`
`court months before a final written decision is due based on the same art and
`
`argument and involving the same claim construction issues. See Section II.
`
`The Board should also deny institution on the merits. The Petition relies
`
`primarily on Starr with supplementation from Bilak for limitations related to power
`
`supply optimization and Kang for limitations related to "digital variation
`
`parameter." Pet. 25-30, 48-51, 58-70. Starr involves a differential measurement
`
`method that adjusts a supply voltage to a sensitive circuit to counter aging-induced
`
`shifts in threshold voltages of these sensitive circuits. Ex. 1002, Abstract, 1:31-41,
`
`1:55-2:10, 7:52-62. The adjustment may be made in accordance with Equation 1.
`
`Id., 8:40-48.
`
`
`
`In the above equation, VCC(nominal) is the initial VCC, ΔVtp and ΔVtn are
`
`threshold voltage shifts for PMOS and NMOS transistors. Ex. 1002, 5:57-60,
`
`7:52-62, 9:34-36; Ex. 1005, ¶¶ 56-59.
`
`The differential measurement method compares the measured threshold
`
`voltage of a continuously-biased transistor circuit (whose threshold voltage drifts
`
`1074311
`
`
`
`- 1 -
`
`
`
`
`
`
`over time) with the measured threshold voltage of a baseline intermittently-biased
`
`Case IPR2019-01196
`Patent No. 7,246,027
`
`transistor circuit (whose threshold voltage is relatively stable over time). Id.
`
`The adjustment of the supply voltage may further take into consideration a
`
`separate and independent correction factor, f(T), "that is used to offset transistor
`
`performance degradation due to elevated temperatures." Id., 9:31-38. This is
`
`illustrated by Starr's Equation 2 (id.):
`
`
`
`Starr does not disclose the elements that Petitioner contends it discloses
`
`Starr's approach is markedly different from that of the '027 patent and
`
`Petitioner fails to present any competent evidence that Starr actually discloses the
`
`elements Petitioner contends it discloses. The challenged claims, for example,
`
`require "determining/determine an adjustment signal for a power supply voltage
`
`level of the integrated circuit based on [an] analog variation parameter with respect
`
`to the operational temperature." Ex. 1001, claims 1, 8, 19 (emphasis added). The
`
`claims therefore contemplate an interrelationship between the analog variation
`
`parameter (which Petitioner maps to Starr's threshold voltage of circuit B) and an
`
`operational temperature and an adjustment that is to be determined in light of this
`
`interrelationship. Ex. 1001, 12:33-53; Ex. 2001, ¶¶ 16-19. But a comparison of
`
`Starr's equations 1 and 2 shows that when determining the adjustment in the supply
`
`voltage (Vcc'), Starr treats an adjustment based on the threshold voltage as
`
`10743111
`
`
`
`- 2 -
`
`
`
`
`
`
`completely independent from an adjustment based on the temperature factor. Ex.
`
`Case IPR2019-01196
`Patent No. 7,246,027
`
`1002, 9:31-40; Ex. 1005, ¶¶ 56-59; Ex. 2001, ¶¶ 19, 45; Section VII.A. That is,
`
`there is no determination of the Vcc' adjustment based on the threshold voltage or
`
`threshold voltage change of a relevant circuit "with respect to" an associated
`
`operational temperature. See also Section VII.E (explaining why the combination
`
`does not disclose "determining/determine an operational temperature" that is
`
`"associated with the analog variation parameter"); Ex. 2001, ¶¶ 38-41, 43-44.
`
`As a second example, all challenged claims require "determining an analog
`
`variation parameter representative of an integrated circuit fabrication process
`
`variance of the integrated circuit." Petitioner maps the term "analog variation
`
`parameter" to threshold voltage of a sensitive Circuit B that may contain analog
`
`circuits. Pet. 31 (citing Ex. 1001, 4:63-66). The parties agree that "an analog
`
`variation parameter" is at a minimum "a parameter of an analog portion of the
`
`integrate circuit . . . ." Pet. 12. But Petitioner at most shows that Circuit B may
`
`contain analog circuits, and fails to show that the measured threshold voltage or
`
`changes in threshold voltage is that "of an analog portion of the integrated circuit"
`
`as opposed to that of a digital portion or a that of a mixture of digital and analog
`
`portions of the IC. See Section VII.B; Ex. 2001, ¶ 54. Petitioner also does not
`
`contend, and certainly has not presented any evidence, that monitoring threshold
`
`voltages of a digital portion or a mixture of digital and analog portions of the IC
`
`10743111
`
`
`
`- 3 -
`
`
`
`
`
`
`could lead to determining a threshold voltage of an analog portion of the IC. See
`
`Case IPR2019-01196
`Patent No. 7,246,027
`
`Section VII.B.
`
`The claims also require that the determined analog variation parameter be
`
`one "representative of an integrated circuit fabrication process variance of the
`
`integrated circuit." Ex. 1001, claims 1, 8, 18. Starr, however, only discloses that
`
`its threshold voltage changes due to aging, but does not state that the threshold
`
`voltage is one that varies due to fabrication process variance of the IC. Ex. 1002,
`
`1:31-41, 3:65-4:7, 4:21-29; Sections VII.C.1-VII.C.2; Ex. 2001, ¶¶ 30-32.
`
`Petitioner also fails to present competent evidence that Starr's threshold voltage
`
`inherently varies due to fabrication process variance of the IC. See
`
`Section VII.C.3; Ex. 2001, ¶¶ 57-60.
`
`Furthermore, while Petitioner maps "an analog variation parameter" to a
`
`threshold voltage of sensitive Circuit B, the citations used to demonstrate that such
`
`a threshold voltage is "determin[ed]" relate either to determining a change in
`
`threshold voltage over time or to measuring a threshold voltage of circuit 122, a
`
`replica of Circuit B. Pet. 32-34. "Determining" a change in threshold voltage
`
`differs from determining an absolute value of a threshold voltage, and the threshold
`
`voltage of a replica circuit 122 generally differs from that of the regular working
`
`Circuit B. See Section VII.D; Ex. 2001, ¶¶ 33, 51-53.
`
`10743111
`
`
`
`- 4 -
`
`
`
`
`
`In sum, Starr does not disclose "determining" a threshold voltage that is "of
`
`Case IPR2019-01196
`Patent No. 7,246,027
`
`
`
`an analog portion of the IC" and "representative of an integrated circuit fabrication
`
`process variance of the integrated circuit." Starr also does not disclose
`
`"determining/determine an operational temperature associated with the analog
`
`variation parameter" or "determining/determine an adjustment signal for a power
`
`supply voltage level of the integrated circuit based on [an] analog variation
`
`parameter with respect to the operational temperature."
`
`Petitioner has not shown that a POSA would have combined Starr and
`
`Bilak to arrive at the '027 inventions with a reasonable expectation of success.
`
`A POSA would not have had a reason to combine Starr and Bilak or had a
`
`reasonable expectation of success to incorporate Bilak's trial-and-error
`
`optimization method in Starr to obtain a minimum Vcc' during operation.
`
`Ex. 2001, ¶¶ 22, 55, 63-65. First, Petitioner's first reason for combining the
`
`references—that a POSA would have been motivated to "further reduce power
`
`consumption by determining an optimized supply voltage of a circuit (Vcc) during
`
`manufacture" (Pet. 27, emphasis in original)—is irrelevant to the challenged
`
`claims that are directed to optimization during operation. Ex. 2001, ¶ 22. For
`
`example, the claims recite adjustment based in part on an "operational"
`
`temperature, which a POSA would understand is a temperature measured during
`
`operation. Id. A POSA would also understand that adjustment based on a
`
`10743111
`
`
`
`- 5 -
`
`
`
`
`
`
`parameter measured during operation would take place during operation. Id.
`
`Case IPR2019-01196
`Patent No. 7,246,027
`
`Hence, what a POSA may or may not do during manufacture is irrelevant to
`
`whether they would have modified Starr to arrive at the inventions, i.e., whether
`
`they would have had a reason to incorporate Bilak's alleged power optimization
`
`method into Starr for power supply optimization during operation. See Section
`
`VII.F.
`
`Second, contrary to Petitioner's assertion (Pet. 28-30, 50-51), a POSA also
`
`would not have been motivated to modify Starr to find a minimum Vcc' in light of
`
`Bilak during operation. Ex. 2001, ¶¶ 63-65. This is because Bilak's method
`
`requires multiple trial-and-error tests to locate the optimal value. See Ex. 1003,
`
`Figs. 7a, 7b, 8a, 8b. But Starr's differential measurement mechanism is not
`
`suitable for frequent threshold voltage measurements. Ex. 2001, ¶¶ 64, 55; Ex.
`
`1002, 1:65-2:1, 7:52-62, 10:5-10, 10:40-57. This is because Starr's method
`
`depends on the relative stability of the threshold voltage of baseline intermittently-
`
`biased circuit, which in turn requires a relatively low testing frequency and
`
`attendant exposure to bias voltage. See Ex. 1002, 1:65-2:3, 7:52-59, 10:5-10; Ex.
`
`2001, ¶¶ 46-49, 55, 64. Otherwise, the baseline intermittently-biased circuit would
`
`be subject to too much bias and its threshold voltage would start to drift
`
`significantly. Id. Multiple trial-and-error tests would increase the frequency at
`
`which the intermittently-biased circuit would be subject to bias voltage and would
`
`10743111
`
`
`
`- 6 -
`
`
`
`
`
`
`cause a larger shift in baseline threshold voltage. Ex. 2001, ¶¶ 64, 55. The larger
`
`Case IPR2019-01196
`Patent No. 7,246,027
`
`shift in baseline threshold voltage in turn would decrease the accuracy in Starr's
`
`measurement of threshold voltage shifts and the attendant adjustment. Id. A
`
`POSA thus would not have had a reason to make such a modification that would
`
`lead to increased error rate over time or had a reasonable expectation of success in
`
`incorporating such a method into Starr and having the Starr method still work. See
`
`Section VII.F.
`
`Moreover, to the extent that Petitioner argues that the Vcc' optimization may
`
`done without repeating the threshold voltage measurement (and Petitioner has not
`
`articulated how this could be done), then such an optimization would not be based
`
`on an adjustment signal that is in turn "based on the analog variation parameter."1
`
`E.g., claim 1 ("determining an adjustment signal . . . based on the analog variation
`
`parameter with respect to the operational temperature" and "adjusting a regulation
`
`signal . . . based on the adjustment signal to optimize power consumption of the
`
`integrated circuit"); Ex. 2001, ¶¶ 62, 65. That is, if Petitioner contends that the
`
`Vcc' optimization may done without repeating the threshold voltage measurements,
`
`the resulting process is not one covered by the '027 claims. As such, whether a
`
`
`1 Unless indicated otherwise, all text emphases and highlighting in
`
`quotations and snapshots are Patent Owner's additions.
`
`10743111
`
`
`
`- 7 -
`
`
`
`
`
`
`POSA would have been motivated to arrive at those different inventions sheds no
`
`Case IPR2019-01196
`Patent No. 7,246,027
`
`light on whether they would have been motivated to arrive at the '027 inventions.
`
`Petitioner fails to show a likelihood of success for Ground 2 claims
`
`because it has not provided a cogent reason for determining both an analog
`
`variation parameter and a digital variation parameter.
`
`Ground 2 claims require determining both an analog variance parameter and
`
`a digital variance parameter. See Ex. 1001, claims 3, 10, 20. Concerning these
`
`claims, Petitioner fails to show that a POSA would have been motivated to
`
`measure a parameter "of an analog portion of" the IC and separately one "of a
`
`digital portion of" the IC and then adjust the supply voltage based on these two
`
`individual parameters. See Section VIII. None of the references even alludes to
`
`the need for this dual determination, and certainly not to any of inventors' insights
`
`associated with the inventions (see Ex. 1001, 2:16-30). Without answering this
`
`basic question, Petitioner has failed to present competent evidence that a POSA
`
`would have been motivated to modify Starr to monitor both a parameter of an
`
`analog portion of the IC and a parameter of a digital portion of the IC.
`
`For these and reasons stated below, the Board should deny the petition.
`
`The discussions below begin with why the Board should deny the petition
`
`under 35 U.S.C. § 314(a). This discussion is then followed by technical
`
`discussions that include an introduction of the '026 patent and the prior art
`
`10743111
`
`
`
`- 8 -
`
`
`
`
`
`
`references, proposed construction for disputed terms and reasons why the Petition
`
`Case IPR2019-01196
`Patent No. 7,246,027
`
`has failed to establish a likelihood of success in showing that Starr, Bilak and/or
`
`Kang render obvious any of the challenged claims.
`
`II. THE BOARD SHOULD DENY THE PETITION UNDER 314(a)
`BECAUSE THE DISTRICT COURT ACTION IS IN AN ADVANCED
`STAGE
`Patent Owner asserted the '027 patent against Petitioner on June 28, 2018.
`
`Ex. 2005 [Complaint] at 1, 47, 136-137. Petitioner waited until June 27, 2019—
`
`the day before the 315(b) deadline—to file its Petition. Pet. 82. As of the date of
`
`this filing, the district court case has advanced significantly. The parties have
`
`completed their Markman briefing. Ex. 2004 [Joint CC Br.]; Ex. 2006 [Dkt. 40] at
`
`5 (claim construction schedule). The fact discovery is set to close on November
`
`21, 2019 and trial is scheduled for November 2, 2020. Ex. 2006 [Dkt. 40] at 2, 9.
`
`In contrast, the Board's Final Written Decision is not due until about January 11,
`
`2021, more than two months after the district court's trial.
`
`The Board routinely exercises its discretion to deny institution when it
`
`would be inefficient to proceed in light of the corresponding district court litigation
`
`schedule. See NHK Spring Co., Ltd. v. Intri-Plextechnologies, Inc., IPR2018-
`
`00752, Paper No. 8 at 20 (PTAB Sep. 12, 2018) (precedential) (denying institution
`
`in part because "[t]he district court proceeding, in which Petitioner asserts the same
`
`prior art and arguments, is nearing its final stages, with expert discovery ending on
`
`10743111
`
`
`
`- 9 -
`
`
`
`
`
`
`[a date 1.5 months away], and a 5-day jury trial set to begin on [a date about six
`
`Case IPR2019-01196
`Patent No. 7,246,027
`
`months away]" while the Board's FWD would not be due for another year).
`
`More recently, in E-One, Inc. v. Oshkosh Corp., the Board denied institution
`
`under § 314(a) when a district court trial is scheduled eleven months away. See
`
`No. IPR2019-00161, Paper 16 (PTAB May 15, 2019) (referencing §314(a) as a
`
`"threshold issue"). Similarly, in ZTE (USA), Inc. v. Fractus S.A., IPR2018-01461,
`
`Paper 10, 17 (PTAB Feb. 28, 2019), the Board denied institution despite the fact
`
`that a final trial date had not yet been, but was expected to be set "before a final
`
`decision is reached . . . ." As in E-One, the Board emphasized the fact that
`
`Petitioner relied on "substantially the same" prior art, arguments, and expert
`
`testimony in the IPR and in the district court; and that the district court issued
`
`claim construction order "which covers virtually all of the claim terms" at issue in
`
`the IPR under the same claim construction standard.
`
`
`
`
`
`The instant Petition presents an equally compelling case for denial under
`
`Section 314(a). As Petitioner acknowledges, the same claim construction disputes
`
`are present both here and at the district court case, to be construed under the same
`
`Philips claim construction standard. See Pet. 12-13. A Markman hearing on the
`
`terms under dispute is scheduled for November 5, 2019. Petitioner relies on the
`
`same prior art and arguments in the district court action. Ex. 2007 [2019-06-24
`
`Amended Prior Art List] at 4. Trial at the district court is expected to conclude
`
`10743111
`
`
`
`- 10 -
`
`
`
`
`
`
`more than two months before the final written decision. Ex. 2006 [Dkt. 40] at 9.
`
`Case IPR2019-01196
`Patent No. 7,246,027
`
`Institution under this circumstance would contravene the AIA's objective of
`
`"provid[ing] an effective and efficient alternative to district court litigation,"
`
`because the Board would then have to expend resources on the very same issues.
`
`Gen. Plastic, Paper 19, 16–17; see also 37 C.F.R. § 42.1(b) (the trial practice
`
`procedures "shall be construed to secure the just, speedy, and inexpensive
`
`resolution of every proceeding").
`
`Discretionary denial is also appropriate to prevent Petitioner from
`
`circumventing the statutory estoppel in the America Invents Act or taking two bites
`
`at the same apple. Specifically, by delaying this Petition until just before the
`
`statutory deadline, Petitioner has ensured that, if the Board institutes a review, the
`
`Board's final written decision will not issue until after the district court trial
`
`decision and Petitioner will not be estopped from attacking invalidity at the district
`
`court trial. That way, Petitioner can have two shots to invalidate the patents, once
`
`at the district court level and a second time before the PTAB. That gamesmanship
`
`again results in a waste of the PTAB and the judicial resources.
`
`Therefore, the Board should exercise its discretion to deny the Petition in its
`
`entirety. July 2019 Update To Trial Practice Guide at 25 (discretionary denial may
`
`take into consideration "events in other proceedings related to the same patent . . .
`
`in district cour[t]," in particular "where, due to petitioner's delay, the Board likely
`
`10743111
`
`
`
`- 11 -
`
`
`
`
`
`
`would not have been able to rule on patentability until after the district court
`
`Case IPR2019-01196
`Patent No. 7,246,027
`
`trial date").
`
`III. SUMMARY OF THE '027 PATENT
`U.S. Patent No. 7,246,027, entitled "Power Optimization of a Mixed-Signal
`
`System on an Integrated Circuit" (the "'027 patent"), was filed on March 11, 2005.
`
`Ex. 1001 at 1. The patent describes technology that relates generally to optimizing
`
`power consumption for individual ICs, and in particular those used in portable
`
`electronic equipment. See id., 1:7-8, 58-59. Traditionally, "the power reducing
`
`techniques were under a worst-case assumption and not individually optimized on
`
`a chip-by-chip basis" such that "integrated circuit circuits would be consuming
`
`more power than needed." Id., 2:9-15.
`
`Another difficulty in optimizing IC power consumption in portable devices
`
`is that these ICs generally have both digital and analog components with vastly
`
`different "power consumption considerations." Id., 2:16-30. For example, lower
`
`operational temperatures are "favorable for digital component operation" but may
`
`be detrimental to the operation of analog components. Id., 2:23-26.
`
`The '027 patent provides a solution "for conserving power of a system-on-a-
`
`chip having analog circuitry." Id., 2:40-41. With methods described in the '027
`
`patent, "power consumption is optimized on an IC-by-IC basis, as well as over
`
`time." Id., 3:1-2. For example, the '027 patent teaches a "power conserving circuit
`
`10743111
`
`
`
`- 12 -
`
`
`
`
`
`
`250 [shown below that] has a component addressing digital circuitry power
`
`Case IPR2019-01196
`Patent No. 7,246,027
`
`optimization-power conserving circuit 92 [dashed-line box in green], and a second
`
`component addressing analog circuitry power optimization-analog power
`
`conservation circuit 209 [dashed-line box in red]. Each optimization circuit
`
`provides respective inputs [tan, pink] to the comparator 260. The comparator
`
`provides an adjust supply voltage signal 252." Id., 14:32-39. More specifically,
`
`the supply voltage signal is adjusted based on "the greater of the input values
`
`provided" by digital adjust voltage 217 and the analog AVDD adjust signal 218. Id.,
`
`14:39-40.
`
`
`
`Id., Fig. 11 (annotated by Patent Owner).
`
`10743111
`
`
`
`- 13 -
`
`
`
`
`
`In the above embodiment, independent variation compensation
`
`Case IPR2019-01196
`Patent No. 7,246,027
`
`
`
`considerations are applied to analog circuitry and digital circuitry. For example,
`
`the analog power conserving circuit 209 includes a process sense module 208
`
`(blue) that measures the analog variation parameter. Id., 12:23-24. One example
`
`of an analog variation parameter is the threshold voltage of the analog circuit. See
`
`id., 10:63-64.
`
`The analog power conserving circuit 209 includes an operational
`
`temperature sensor (red) that monitors the operational temperature. The output of
`
`the process sense module 208, i.e., analog variation parameter signal 215 (green),
`
`and the output of the operational temperature sensor, i.e., temperature signal 216
`
`(brown), are fed to the AVDD look-up table 214 (orange). See id., Fig. 8.
`
`Pet. 9 (citing Ex. 1001, Fig. 8 (annotated by Petitioner)).
`
`As stated in the '027 patent, "the absolute value of the threshold voltage |Vt|
`
`
`
`10743111
`
`
`
`- 14 -
`
`
`
`
`
`
`[red] trends downward as the as the operational temperature T [blue] increases.
`
`Case IPR2019-01196
`Patent No. 7,246,027
`
`The opposite effect results as the operational temperature T decreases, causing the
`
`absolute value of the threshold voltage |Vt| to increase. Thus, for low temperature,
`
`a higher threshold voltage |Vt| results, leaving less capacity for headroom
`
`voltage."2 Id., 12:10-16. "[I]nformation regarding the analog circuitry headroom
`
`can be used to in determining an adjust VDD signal . . . ." Id., 11:11-13.
`
`
`
`Id., Fig. 7b (annotated by Petitioner).
`
`
`
`More specifically, in one preferred embodiment, an AVDD look-up table 214
`
`is provided and "contains information and data representing the threshold voltage
`
`
`2 In the context of the '027 patent, "the term 'headroom voltage' is
`
`understood to be the available signal swing in analog circuitry before a
`
`performance loss becomes unacceptable. . . ." Ex. 1001, 11:13-16.
`
`10743111
`
`
`
`- 15 -
`
`
`
`
`
`
`curve, the operational temperature curve, and voltage VDD curve with respect to the
`
`Case IPR2019-01196
`Patent No. 7,246,027
`
`headroom voltage plot shown in FIG. 7b." Id., 12:44-50. This AVDD look-up table
`
`then generates an AVDD adjust signal 218 "responsive to the analog variations
`
`parameter signal 215, based on the operational temperature signal 216." Id., 12:50-
`
`53.
`
`As for digital circuitry, the '027 patent teaches that in the digital power
`
`conserving circuit 92 of one embodiment, "[t]he comparator 116 compares the
`
`measured processing speed 110 with a critical processing speed 112 to determine
`
`whether the supply voltage can be adjusted 114 and by how much." Id., 9:28-31.
`
`"If the measured processing time is less than the critical processing time, the
`
`supply voltage may be decreased, which slows the processing speed of the portion
`
`of the IC 100 but also reduces po