`PATENT AND TRADEMARK OFFICE
`UTILITY PATENT APPLICATION
`TRANSMITTAL LETTER UNDER
`37 C.F.R. 1.53(b)
`
`ATTORNEY DOCKET NO.:
`13641/430101
`
`Address to: Commissioner for Patents
`P.O. Box 1450
`Alexandria, VA 22313-1450
`
`Transmitted herewith for filing is the patent application of:
`
`Inventor(s): Ronald KAPUSTA (Bedford, Massachusetts, US)
`
`For:
`
`COMPARATOR WITH ADAPTIVE TIMING
`
`Enclosed are:
`
`1.
`
`2.
`
`3.
`
`4.
`
`5.
`
`11 sheets of specification, 5 sheets of claims, 1 sheet of abstract, and 7 sheets of drawings.
`
`Declaration and Power of Attorney (signed).
`
`Application Data Sheet.
`
`Information Disclosure Statement.
`
`The filing fee calculated as shown below:
`
`FILING FEES
`
`BASIC FEE
`
`EXAMINATION FEE
`
`SEARCH FEE
`
`FEE($)
`
`CLAIMS FEES
`
`NUMBER FILED
`
`NUMBER EXTRA
`
`RATE($)
`
`FEE($)
`
`TOTAL BASIC, EXAM Ai"i"D SEARCH FEES
`
`TOTAL CLAIMS
`
`INDEPENDENT CLAIMS
`
`28-20 =
`
`5 - 3 =
`
`8x
`
`2x
`
`52.00
`
`220.00
`
`MULTIPLE DEPENDENT CLAIM PRESENT
`
`390.00
`TOTAL CLAIMS FEES
`D Additional fee for specification and drawings filed in paper over 100 sheets (excluding sequence listing or
`computer program listing filed in an electronic medium). The fee is $270 for each additional 50 sheets of paper or
`fraction thereof.
`Total Sheets
`
`330.00
`
`220.00
`
`540.00
`
`1,090.00
`
`416.00
`440.00
`
`0.00
`856.00
`
`1,946.00
`
`I
`I
`
`Extra Sheets
`0
`
`I
`I
`
`Number Extra
`0
`
`I
`I
`
`RATE
`X $270.00
`TOTAL FEES=
`
`If the applicant is a small entity under 37 C.F.R. §§ 1.9
`and 1.27, then divide total fee by 2, and enter amount here.
`
`SMALL E:t-...'TITY
`TOTAL
`
`- 1 -
`
`Xilinx, Inc. and Xilinx Asia Pacific Pte. Ltd. Exhibit 1003 Page 1
`
`
`
`13641/430101
`
`The required application filing fee of $1,946.00 is being paid by credit card.
`
`The Commissioner is hereby authorized to charge payment of the following fees, associated
`with this communication or arising during the pendency of this application, or to credit any
`overpayment to deposit account number 11-0600:
`
`A. Any additional filing fees required under 37 C.F.R. § 1.16;
`
`B. Any additional patent application processing fees under 37 C.F.R. § 1.17;
`
`C. Any additional document supply fees under 37 C.F.R. § 1.19;
`
`D. Any additional post-patent processing fees under 37 C.F.R. § 1.20; or
`
`E. Any additional miscellaneous fees under 37 C.F.R. § 1.21.
`
`Respectfully submitted,
`
`Date: April 22, 2011
`
`By:
`
`/Martin E. Miller/
`. Martin E. Miller (Reg. No. 56,022)
`
`KENYON & KENYON LLP
`1500 K Street, N.W., Suite 700
`Washington D.C. 20005
`T: (202) 220-4200
`F: (202) 220-4201
`CUSTOMER NO. 79338
`
`- 2 -
`
`Xilinx, Inc. and Xilinx Asia Pacific Pte. Ltd. Exhibit 1003 Page 2
`
`
`
`PTO/SB/14 (11-08)
`Approved for use through 09/30/2010. 0MB 0651-0032
`U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
`Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid 0MB control number.
`
`Application Data Sheet 37 CFR 1.76
`
`Attorney Docket Number
`
`13641/430101
`
`Application Number
`
`Title of Invention
`
`COMPARATOR WITH ADAPTIVE TIMING
`
`The application data sheet is part of the provisional or nonprovisional application for which it is being submitted. The following form contains the
`bibliographic data arranged in a format specified by the United States Patent and Trademark Office as outlined in 37 CFR 1.76.
`This document may be completed electronically and submitted to the Office in electronic format using the Electronic Filing System (EFS) or the
`document may be printed and included in a paper filed application.
`
`Secrecy Order 37 CFR 5.2
`D Portions or all of the application associated with this Application Data Sheet may fall under a Secrecy Order pursuant to
`37 CFR 5.2 (Paper filers only. Applications that fall under Secrecy Order may not be filed electronically.)
`r
`,DD 1can n orma 10n:
`t I f
`f
`A
`Aoolicant 1
`Applicant Authority (!)Inventor I QLegal Representative under 35 U.S.C. 117
`Prefix Given Name
`Middle Name
`
`I Remove I
`I QParty of Interest under 35 U.S.C. 118
`Family Name
`Suffix
`
`KAPUSTA
`Ronald
`Residence Information (Select One) (!) US Residency 0 Non US Residency 0 Active US Military Service
`I Country of Residence i I US
`City
`State/Province I MA
`Bedford
`us
`
`Citizenship under 37 CFR 1.41(b) i
`Mailing Address of Applicant:
`Address 1
`81 Wilson Road
`
`Address 2
`I Bedford
`Postal Code
`
`City
`
`01730
`
`I State/Province
`I Countryi I us
`All Inventors Must Be Listed - Additional Inventor Information blocks may be
`generated within this form by selecting the Add button.
`
`I MA
`
`I Add
`
`I
`
`Correspondence Information:
`Enter either Customer Number or complete the Correspondence Information section below.
`For further information see 37 CFR 1.33(a).
`□ An Address is being provided for the correspondence Information of this application.
`Customer Number
`79338
`
`Email Address
`
`Application Information:
`
`I I Add Email I
`
`!Remove Emaill
`
`Title of the Invention
`
`Attorney Docket Number 13641/430101
`
`COMPARATOR WITH ADAPTIVE TIMING
`I Small Entity Status Claimed □
`
`Application Type
`
`Nonprovisional
`
`Subject Matter
`
`Utility
`
`Suggested Class (if any)
`
`Suggested Technology Center (if any)
`
`I Sub Class (if any)I
`
`Total Number of Drawing Sheets (if any)
`
`7
`
`I Suggested Figure for Publication (if any) I
`
`EFS Web 2.2.2
`
`Xilinx, Inc. and Xilinx Asia Pacific Pte. Ltd. Exhibit 1003 Page 3
`
`
`
`PTO/SB/14 (11-08)
`Approved for use through 09/30/2010. 0MB 0651-0032
`U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
`Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid 0MB control number.
`
`Application Data Sheet 37 CFR 1.76
`
`Attorney Docket Number
`
`13641/430101
`
`Application Number
`
`Title of Invention
`
`COMPARATOR WITH ADAPTIVE TIMING
`
`Publication Information:
`D Request Early Publication (Fee required at time of Request 37 CFR 1.219)
`Request Not to Publish. I hereby request that the attached application not be published under 35 U.S.
`D C. 122(b) and certify that the invention disclosed in the attached application has not and will not be the subject of
`an application filed in another country, or under a multilateral international agreement, that requires publication at
`eighteen months after filing.
`
`Representative Information:
`
`Representative information should be provided for all practitioners having a power of attorney in the application. Providing
`this information in the Application Data Sheet does not constitute a power of attorney in the application (see 37 CFR 1.32).
`Enter either Customer Number or
`complete
`the Representative Name
`section
`below.
`If both
`are completed the Customer Number will be used for the Representative Information during processing.
`
`sections
`
`Please Select One:
`
`Customer Number
`
`0 Customer Number
`79338
`
`I O US Patent Practitioner 10 Limited Recognition (37 CFR 11.9)
`
`Domestic Benefit/National Stage Information:
`This section allows for the applicant to either claim benefit under 35 U.S.C. 119(e), 120, 121, or 365(c) or indicate National Stage
`entry from a PCT application. Providing this information in the application data sheet constitutes the specific reference required by
`35 U.S.C. 119(e) or 120, and 37 CFR 1.78(a)(2) or CFR 1.78(a)(4), and need not otherwise be made part of the specification.
`I Remove I
`Filing Date (YYYY-MM-DD)
`
`Prior Application Status
`
`Application Number
`
`Continuity Type
`
`Prior Application Number
`
`Additional Domestic Benefit/National Stage Data may be generated within this form
`by selecting the Add button.
`
`I
`
`Add
`
`I
`
`Foreign Priority Information:
`This section allows for the applicant to claim benefit of foreign priority and to identify any prior foreign application for which priority is
`not claimed. Providing this information in the application data sheet constitutes the claim for priority as required by 35 U.S.C. 119(b)
`and 37 CFR 1.55(a).
`
`I Remove I
`
`Application Number
`
`Country i
`
`Parent Filing Date (YYYY-MM-DD)
`
`I
`
`Priority Claimed
`0 Yes 0 No
`I
`
`Add
`
`Additional Foreign Priority Data may be generated within this form by selecting the
`Add button.
`Assignee Information:
`Providing this information in the application data sheet does not substitute for compliance with any requirement of part 3 of Title 37
`of the CFR to have an assignment recorded in the Office.
`I Remove I
`
`Assianee 1
`
`EFS Web 2.2.2
`
`Xilinx, Inc. and Xilinx Asia Pacific Pte. Ltd. Exhibit 1003 Page 4
`
`
`
`PTO/SB/14 (11-08)
`Approved for use through 09/30/2010. 0MB 0651-0032
`U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
`Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid 0MB control number.
`
`Application Data Sheet 37 CFR 1.76
`
`Attorney Docket Number
`
`13641/430101
`
`Application Number
`
`Title of Invention
`
`COMPARATOR WITH ADAPTIVE TIMING
`
`If the Assignee is an Organization check here.
`
`~
`
`Organization Name
`
`I Analog Devices, Inc.
`Mailing Address Information:
`
`Address 1
`
`Address 2
`
`City
`Country ii us
`
`Phone Number
`
`Email Address
`
`One Technology Way
`
`Norwood
`
`State/Province
`
`MA
`
`Postal Code
`
`Fax Number
`
`02062-9106
`
`Additional Assignee Data may be generated within this form by selecting the Add
`button.
`
`I Add I
`
`Signature:
`A signature of the applicant or representative is required in accordance with 37 CFR 1.33 and 10.18. Please see 37
`CFR 1.4(d) for the form of the signature.
`
`Signature
`
`/Martin Miller/
`
`Date (YYYY-MM-DD) 2011-04-22
`
`First Name Martin
`
`I Last Name I Miller
`
`Registration Number
`
`56022
`
`This collection of information is required by 37 CFR 1.76. The information is required to obtain or retain a benefit by the public which
`is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This
`collection is estimated to take 23 minutes to complete, including gathering, preparing, and submitting the completed application data
`sheet form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of lime you require to
`complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and
`Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR
`COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.
`
`EFS Web 2.2.2
`
`Xilinx, Inc. and Xilinx Asia Pacific Pte. Ltd. Exhibit 1003 Page 5
`
`
`
`Privacy Act Statement
`
`The Privacy Act of 1974 (P .L. 93-579) requires that you be given certain information in connection with your submission of the attached form related to
`a patent application or patent. Accordingly, pursuant to the requirements of the Act, please be advised that: (1) the general authority for the collection
`of this information is 35 U.S.C. 2(b)(2); (2) furnishing of the information solicited is voluntary; and (3) the principal purpose for which the information is
`used by the U.S. Patent and Trademark Office is to process and/or examine your submission related to a patent application or patent. If you do not
`furnish the requested information, the U.S. Patent and Trademark Office may not be able to process and/or examine your submission, which may
`result in termination of proceedings or abandonment of the application or expiration of the patent.
`
`The information provided by you in this form will be subject to the following routine uses:
`
`1.
`
`2.
`
`3.
`
`4.
`
`5.
`
`6.
`
`7.
`
`8.
`
`The information on this form will be treated confidentially to the extent allowed under the Freedom of Information Act (5 U.S.C. 552)
`and the Privacy Act (5 U.S.C. 552a). Records from this system of records may be disclosed to the Department of Justice to determine
`whether the Freedom of Information Act requires disclosure of these records.
`
`A record from this system of records may be disclosed, as a routine use, in the course of presenting evidence to a court, magistrate, or
`administrative tribunal, including disclosures to opposing counsel in the course of settlement negotiations.
`
`A record in this system of records may be disclosed, as a routine use, to a Member of Congress submitting a request involving an
`individual, to whom the record pertains, when the individual has requested assistance from the Member with respect to the subject matter of
`the record.
`
`A record in this system of records may be disclosed, as a routine use, to a contractor of the Agency having need for the information in
`order to perform a contract. Recipients of information shall be required to comply with the requirements of the Privacy Act of 1974, as
`amended, pursuant to 5 U.S.C. 552a(m).
`
`A record related to an International Application filed under the Patent Cooperation Treaty in this system of records may be disclosed,
`as a routine use, to the International Bureau of the World Intellectual Property Organization, pursuant to the Patent Cooperation Treaty.
`
`A record in this system of records may be disclosed, as a routine use, to another federal agency for purposes of National Security
`review (35 U.S.C. 181) and for review pursuant to the Atomic Energy Act (42 U.S.C. 218(c)).
`
`A record from this system of records may be disclosed, as a routine use, to the Administrator, General Services, or his/her designee,
`during an inspection of records conducted by GSA as part of that agency's responsibility to recommend improvements in records
`management practices and programs, under authority of 44 U.S.C. 2904 and 2906. Such disclosure shall be made in accordance with the
`GSA regulations governing inspection of records for this purpose, and any other relevant (i.e., GSA or Commerce) directive. Such
`disclosure shall not be used to make determinations about individuals.
`
`A record from this system of records may be disclosed, as a routine use, to the public after either publication of the application pursuan
`to 35 U.S.C. 122(b) or issuance of a patent pursuant to 35 U.S.C. 151. Further, a record may be disclosed, subject to the limitations of 37
`CFR 1.14, as a routine use, to the public if the record was filed in an application which became abandoned or in which the proceedings were
`terminated and which application is referenced by either a published application, an application open to public inspections or an issued
`patent.
`
`9.
`
`A record from this system of records may be disclosed, as a routine use, to a Federal, State, or local law enforcement agency, if the
`USPTO becomes aware of a violation or potential violation of law or regulation.
`
`EFS Web 2.2.2
`
`Xilinx, Inc. and Xilinx Asia Pacific Pte. Ltd. Exhibit 1003 Page 6
`
`
`
`DECLARATION
`APD4301-1-US
`
`PATENT
`Docket No. 13641-430101
`
`DECLARATION FOR PATENT APPLICATION
`
`As a below named inventor, I hereby declare that:
`
`My residence, post office address and citizenship are as stated below next to my name.
`
`I believe l am the original, first and sole inventor (if only one name is listed below) or an original, first and joint
`inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is
`sought on the invention entitled:
`
`the specification of which is attached hereto unless the following is entered:
`
`COMPARATOR WITH ADAPTIVE TIMING
`
`was filed on
`
`as United States Application Number or
`PCT International Application Number
`
`and was amended on (if applicable)
`
`I hereby state that I have reviewed and understand the contents of the above-identified specification, including
`the claims, as amended by any amendment referred to above.
`
`I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR §1.56.
`
`PRIOR FOREIGN APPLICATION($)
`I hereby claim foreign priority benefits under 35 USC §119(a-d) or §365(b) of any foreign application(s) for
`patent or inventor's certificate, or §365(a) of any PCT International application which designated at least one
`country other than the United States, listed below and have also identified below any foreign application(s) for
`patent or inventor's certificate, or PCT International application having a filing date before that of the application
`on which priority is claimed:
`
`Application Number
`
`Country
`
`Filing Date
`(day/month/year)
`
`Priority Not Claimed
`
`PROVISIONAL APPLICATION($)
`I hereby claim the benefit under 35 USC §119{e) of any United States provisional application(s) listed below:
`
`Application Number
`
`Filing Date
`
`PRIOR UNITED STATES APPLICATION($)
`I hereby claim the benefit under 35 USC §120 of any United States application(s), or §365(c) of any PCT
`International application designating the United States, listed below and, insofar as the subject matter of each of
`the claims of this application is not disclosed in the prior United States or PCT International application in the
`manner provided by the first paragraph of 35 USC §112, I acknowledge the duty to disclose information which
`is material to patentability as defined in 37 CFR §1.56 which became available between the filing date of the
`ptior application and the national or PCT International filing date of this application:
`
`Application Number
`
`Filing Date
`
`Status (patented, pending,
`abandoned)
`
`NYOI 2139090 vi
`
`Page 1 of2
`
`Xilinx, Inc. and Xilinx Asia Pacific Pte. Ltd. Exhibit 1003 Page 7
`
`
`
`DECLARA TlON
`APD430H-US
`
`PATENT
`Docket No. 13641-430101
`
`DECLARATION FOR PATENT APPLICATION
`
`I hereby appoint the following attomey{s) and/or agent(s) to prosecute this application and to transact all
`business in the Patent and Trademark Office connected therewith:
`
`POWER OF ATTORNEY
`
`CUSTOMER NUMBER 79,338
`
`with full power of substitution and revocation, to prosecute this application and to transact all business in the
`Patent and Trademark Office connected herewith.
`
`Direct telephone calls to:
`
`Send correspondence to:
`
`Robert L. Halls (Reg. No. 39,702)
`{202) 220-4200
`
`The address designated for customer number 79,338
`
`I hereby declare that all statements made herein of my own knowledge are true and all statements made on information and
`belief are believed to be true; and further that these statements were made with the knowledge that willful false statements
`and the like so made are punishable by fine or imprisonment, or both, under §1001 of Title 18 of the United States Code and
`that such willful statements may jeopardize the validity of the application or any patent issuing thereon.
`
`Full name of first
`or sole inventor
`
`-
`
`Residence
`
`.
`
`Post Office
`Address
`
`Last Name
`
`KAPUSTA
`
`City
`
`Bedford
`
`Street
`
`---~
`
`First Name
`
`Middle Name
`
`Ronald
`
`State or Country
`
`Massachusetts
`
`.. -
`
`---
`Country of Citizenship
`us
`
`Crty, State
`
`Country & Zip Code
`
`81 Wilson Road
`
`Bedford, MA
`
`01730 USA
`
`Signature
`
`·kJJA i~ki
`
`,
`
`I
`
`Date
`
`tf /21/u
`
`NYOl 213409{) vi
`
`Page 2 of2
`
`Xilinx, Inc. and Xilinx Asia Pacific Pte. Ltd. Exhibit 1003 Page 8
`
`
`
`DECLARATION
`APD4301-1-US
`
`PATENT
`Docket No. 13641-430101
`
`Title 37, Code of Federal Regulations, Section 1.56
`Duty to Disclose Information Material to Patentability
`
`(a)
`A patent by its very nature is affected with a public interest. The public interest is best served,
`and the most effective patent examination occurs when, at the time an application is being examined, the Office
`is aware of and evaluates the teachings of all information material to patentability. Each individual associated
`with the filing and prosecution of a patent application has a duty of candor and good faith in dealing with the
`Office, which includes a duty to disclose to the Office all information known to that individual to be material to
`patentability as defined in this section. The duty to disclose information exists with respect to each pending
`claim until the claim is cancelled or withdrawn from consideration, or the application becomes abandoned.
`Information material to the patentability of a claim that is cancelled or withdrawn from consideration need not be
`submitted if the information is not material to the patentabilrty of any claim remaining under consideration in the
`application. There is no duty to submit information which is not material to the patentability of any existing
`claim. The duty to disclose all information known to be material to patentability is deemed to be satisfied if all
`information known to be material to patentability of any claim issued in a patent was cited by the Office or
`submitted to the Office in the manner prescribed by §§ 1.97(b)-(d} and 1.98. However, no patent will be
`granted on an application in connection with which fraud on the Office was practiced or attempted or the duty of
`disclosure was violated through bad faith or intentional misconduct. The Office encourages applicants to
`carefully examine:
`
`( 1)
`
`Prior art cited in search reports of a foreign patent office in a counterpart appHcation,
`
`and
`
`The closest information over which individuals associated with the filing or prosecution
`(2)
`of a patent application believe any pending claim patentably defines, to make sure that any material
`information contained therein ls disclosed to the Office.
`
`Under this section, information is material to patentability when it is not cumulative to
`(b)
`information already of record or being made of record in the application, and
`
`It establishes, by itself or in combination with other information, a prima facie case of
`(1)
`unpatentability of a claim; or
`
`(2}
`
`It reMes, or is inconsistent with, a position the applicant takes in:
`
`(i)
`
`(ii)
`
`Opposing an argument of unpatentability relied on by the Office, or
`
`Asserting an argument of patentability,
`
`A prima facie case of unpatentability is established when the information compels a conclusion that a claim is
`unpatentable under the preponderance of evidence, burden-of-proof standard, giving each term in the claim its
`broadest reasonable construction consistent with the specification, and before any consideration is given to
`evidence which may be submitted in an attempt to establish a contrary conclusion of patentability.
`
`{c)
`this section are:
`
`Individuals associated with the filing or prosecution of a patent applfcation within the meaning of
`
`(1)
`
`(2)
`
`Each inventor named in the application;
`
`Each attorney or agent who prepares or prosecutes the application; and
`
`Every other person who is substantively involved in the preparation or prosecution of
`(3)
`the application and who is associated with the inventor, with the assignee or with anyone to whom there
`is an obligation to assign the application.
`
`Individuals other than the attorney, agent or inventor may comply with this section by disclosing
`(d)
`information to the attorney, agent, or inventor.
`
`In any continuation-in-part application, the duty under this section includes the duty to disclose
`(e)
`to the Office all information known to the person to be material to patentability, as defined in paragraph (b) of
`this section, which became available between the filing date of the prior application and the national or PCT
`international filing date of the continuation-in-part application.
`
`NYOI 2139090 vl
`
`Xilinx, Inc. and Xilinx Asia Pacific Pte. Ltd. Exhibit 1003 Page 9
`
`
`
`13641/430101
`
`COMPARATOR WITH ADAPTIVE TIMING
`Inventor:
`Ron Kapusta
`
`FIELD OF INVENTION
`
`[01]
`
`The present invention relates to signal processors, and more particularly to a
`
`device for tracking operation of adjacent circuitry in response to process, voltage and
`
`temperature (PVT) variations experienced by the adjacent circuitry.
`
`BACKGROUND
`
`[02]
`
`Successive approximation register (SAR) analog-to-digital converters (ADC)
`
`perform analog to digital conversions. The SAR ADC includes a number of different
`
`components including comparators.
`
`[03]
`
`FIG. 1 illustrates a conventional comparator configuration within a SAR ADC. A
`
`conventional SAR ADC 100 includes an analog input, a sample and hold amplifier 105, a
`
`digital-to-analog converter (DAC) 110, a comparator 120, and
`
`logic 130.
`
`The
`
`comparator 120 includes a pre-amplifier 123, a delay device 125 and latch 127. The
`
`pre-amplifier 123 amplifies the input signals and outputs the amplified input signal to the
`
`latch, improving the input referred noise and linearity of the comparator.
`
`In order to
`
`allow the preamplifier 123 time to amplify the input signal, a control signal RESET is
`
`delayed before going to the latch, so that the latch is held in a known reset state while
`
`the preamplifier is amplifying. Once the delayed reset signal is released, the latch will
`
`regenerate and the comparator makes it decision. The delay of the delay device 125 is
`
`fixed by inserting an inverter or series of inverters in the circuit path. A delayed output
`
`signal DEL_RESET from the delay device 125 is provided to the latch 127. FIG. 2
`
`illustrates an exemplary timing diagram of a conventional comparator, such as
`
`comparator 120.
`
`[04]
`
`Typically, as shown, by the preamplifier output 230, the preamplifier 123
`
`operates for some period of time (tl to t2) before the latch 127 is released. The
`
`maximum speed of a SAR ADC 100 is dependent upon the operating speed of the digital
`
`logic and switches such as those that form the comparator 120. The operating speed of
`
`the digital logic and switches, e.g., inverters and latches, vary in response to various
`
`circuit conditions such as variations in the supply voltage, variations in temperature, or
`
`fabrication process variations across different manufacturing lots of integrated chips.
`
`Page 1
`
`Xilinx, Inc. and Xilinx Asia Pacific Pte. Ltd. Exhibit 1003 Page 10
`
`
`
`13641/430101
`
`Examples of fabrication process parameters may be device characteristics, such as
`
`threshold voltage and oxide thickness.
`
`[05]
`
`When the delay through the delay elements 125 becomes shorter because of the
`
`faster operating conditions, such as rises
`
`in circuit temperature, supply voltage
`
`increases, process effects, or other conditions, the signal DEL_RESET 220 may be output
`
`sooner. Consequently, the preamplifier 123 has less time to amplify before the latch 127
`
`is released, as shown by 240. However, the increased comparator 120 operating speed
`
`due to the change in parameters is generally lost because the sample rate of the ADC is
`
`typically held constant.
`
`In other words, the preamplifier 123 and latch 127 within the
`
`comparator 120 may finish operating sooner on a given input, but ultimate output of the
`
`latch signal still has to wait until the end of the sampling period because the ADC is still
`
`clocked at the sampling rate, which remains unchanged.
`
`[06]
`
`The inventor has recognized the benefit of a device that operates opposite to the
`
`effects of PVT variations. An exemplary implementation of an application of the device
`
`is for a comparator in a SAR ADC that adaptively adjusts its timing to take advantage of
`
`changes in conditions and circuit parameters to provide better performance.
`
`For
`
`example, it would be beneficial if, as the digital logic and switching speeds increase, the
`
`delay between amplifying the input signal and releasing the latch adaptively changed to
`
`allow the preamplifier or latch more time to operate on the input signal to fill the
`
`sampling period. This provides the advantage of better signal-to-noise ratios and/or
`
`lower power.
`
`BRIEF DESCRIPTION OF THE DRAWINGS
`
`[07]
`
`[08]
`
`FIG. 1.
`
`FIG. 1 illustrates a conventional comparator configuration within a SAR ADC.
`
`FIG. 2 illustrates an exemplary timing diagram of the conventional comparator of
`
`[09]
`
`FIG. 3 illustrates an exemplary implementation of a comparator with an adaptive
`
`delay according to an embodiment of the present invention.
`
`[10]
`
`FIG. 4 illustrates an exemplary configuration of an adaptive delay device
`according to an embodiment of the present invention.
`
`Page 2
`
`Xilinx, Inc. and Xilinx Asia Pacific Pte. Ltd. Exhibit 1003 Page 11
`
`
`
`13641/430101
`
`[11]
`
`FIG. 5 illustrates an exemplary timing chart of an adaptive delay according to an
`
`embodiment of the present invention.
`
`[12]
`
`FIG. 6 illustrates an exemplary timing diagram of the operation of an adaptive
`
`delay device according to an embodiment of the present invention.
`
`[13]
`
`FIG. 7 illustrates an analog-to-digital converter according to an embodiment of
`
`the present invention.
`
`DETAILED DESCRIPTION
`
`[14]
`
`Embodiments of the present invention may provide a delay device that may
`
`dynamically adapt its delay based on PVT variations in the circuit environment in a
`
`manner that counteracts traditional PVT effects. Thus, if PVT effects ordinarily cause
`
`other transistors within a circuit to switch at a faster rate (for example, driving voltages
`
`increase or temperature decreases), the delay device increases its delay to operate at a
`
`slower rate. The delay device may be used as a control element to gate operations of
`
`other components within a circuit system, which can stabilize the system's throughput
`
`even when large PVT variations occur.
`
`[15]
`
`In another embodiment, the delay element may include an inverter, a capacitor
`
`and an output transistor. The inverter may invert a control signal that is input to the
`
`delay element. The capacitor may be coupled to the inverter's output and may begin
`
`charging when the inverter's output transitions to a high voltage level. The output
`
`transistor may have a gate coupled to the capacitor and its source coupled to a high
`
`supply voltage. The output transistor may pull an output of the delay element high
`
`when the gate voltage is lower than the high supply voltage (e.g., VDD) by an amount
`
`that exceeds the threshold voltage (e.g., Vth). When the capacitor charges to an
`
`amount (e.g., VC) that is within the threshold (IVDD-VC]l<Vth), the output transistor
`
`may cease to conduct and the output voltage may drop to ground.
`
`[16]
`
`In another embodiment, a comparator may include an adaptive delay device. A
`
`comparator may include an input for an input signal, a control signal input, an output, a
`
`preamplifier, an adaptive delay device and a latch, both the preamplifier and the latch
`may be responsive to a control signal. The control signal may allow the preamplifier to
`
`amplify the input signal, and provide it to the latch. The adaptive delay device may
`
`respond to circuit conditions in the comparator, and in response, may adaptively delay
`
`Page 3
`
`Xilinx, Inc. and Xilinx Asia Pacific Pte. Ltd. Exhibit 1003 Page 12
`
`
`
`13641/430101
`
`the control signal applied to the preamplifier from being applied to the latch. After the
`
`delay time period, the control signal may be output to the latch. The latch may resolve
`
`the amplified input signal upon receipt of the delayed control signal, and output a digital
`
`representation of the input signal.
`
`[17]
`
`FIG. 3
`
`illustrates a comparator with an adaptive delay according
`
`to an
`
`embodiment of the present invention. The exemplary comparator 300 may include a
`
`preamplifier 310, a latch 320 and an adaptive delay element 330, all of which may be
`
`fabricated in a common integrated circuit, and may operate from a common supply
`
`voltage, e.g., VDD (not shown). Thus, PVT conditions should apply to all circuit
`
`elements within the comparator 300 nearly identically.
`
`[18]
`
`The preamplifier 310 may have inputs for an input signal (IN) and a control
`
`signal (RESET) and an output for outputting an amplified representation of the input
`
`signal. The latch 320 may have an input coupled to an output of the preamplifier and an
`
`input for receiving a delayed control signal (RESET _DEL) from the adaptive delay
`
`element 330 and an output for outputting a voltage (OUT) representative of the digital
`
`value of the input signal IN.
`
`[19]
`
`The adaptive delay element 330 may have an input for receiving the control
`
`signal RESET, and an output for outputting the delayed control signal RESET _DEL. The
`
`adaptive delay element 330 may have a circuit structure that inverts effects of PVT that
`
`may occur in the preamplifier 310 and the latch 320. Thus, if switches of the
`
`preamplifier 310, latch 320 and delay element 330 may operate faster in response to
`
`decreased temperature and/or increased supply voltage VDD), the circuit structure of
`
`the adaptive delay element 330 may add delay to its operations in a manner that
`
`cou