`Us 6,345,330 B2
`(10) Patent N0.:
`Chu
`(45) Date of Patent:
`*Feb. 5, 2002
`
`US006345330B2
`
`(54)
`
`COMMUNICATION CHANNEL AND
`INTERFACE DEVICES FOR BRIDGING
`COMPUTER INTERFACE BUSES
`
`Inventor:
`
`(75)
`
`William W. Y. Chu, Los Altos, CA
`(US)
`
`(73)
`
`Assignee:
`
`Acqis Technology, Inc., Mountain
`View, CA (US)
`
`Notice:
`
`This patent issued on a continued pros-
`ecution application filed under 37 CFR
`1.53(d), and is subject to the twenty year
`patent
`term provisions of 35 U.S.C.
`154(a)(2).
`
`Subject to any disclaimer, the term of this
`patent is extended or adjusted under 35
`U.S.C. 154(b) by 0 days.
`
`(21)
`
`(22)
`
`(60)
`
`(51)
`
`(52)
`(58)
`
`(56)
`
`EP
`
`Appl. No.:
`Filed:
`
`09/149,882
`
`Sep. s, 1998
`
`Related US. Application Data
`Provisional application No. 60/083,886, filed on May 1,
`1998, and provisional application No. 60/092,706, filed on
`Jul. 14, 1998.
`
`Int. Cl.7 ........................... G06F 3/00; G06F 13/12;
`G06F 13/28; G06F 13/00
`............................ 710/65; 710/29; 710/101
`US. Cl.
`Field of Search ............................ 375/244; 710/29,
`710/62, 65, 70, 71, 101, 128, 129, 69, 106;
`708/100
`
`References Cited
`
`U.S. PATENT DOCUMENTS
`
`................. 375/249
`4,700,362 A * 10/1987 Todd et al.
`4,890,282 A
`12/1989 Lambert et al.
`.............. 370/79
`
`(List continued on next page.)
`FOREIGN PATENT DOCUMENTS
`0 722 138 A
`
`7/1996
`
`JP
`
`06 289953 A
`
`10/1994
`
`(List continued on next page.)
`OTHER PUBLICATIONS
`
`Digital Semiconductor, 21152 PCI—to—PCI Bridge Product
`Brief (02/96).
`
`(List continued on next page.)
`
`Primary Examiner—Thomas Lee
`Assistant Examiner—Chun Cao
`
`Agent,
`(74) Attorney,
`Townsend&CreW LLP
`
`or
`
`Firm—Townsend&
`
`(57)
`
`ABSTRACT
`
`The present invention encompasses an apparatus for bridg-
`ing a first computer interface bus and a second computer
`interface bus, Where each of the first and second computer
`interface buses have a number of parallel multiplexed
`address/data bus lines and operate at a clock speed in a
`predetermined clock speed range having a minimum clock
`speed and a maximum clock speed. The apparatus comprises
`an interface channel having a clock line and a plurality of bit
`lines for transmitting bits; a first interface controller coupled
`to the first computer interface bus and to the interface
`channel to encode first control signals from the first com-
`puter interface bus into first control bits to be transmitted on
`the interface channel and to decode second control bits
`received from the interface channel
`into second control
`signals to be transmitted to the first computer interface bus;
`and a second interface controller coupled to the interface
`channel and the second computer interface bus to decode the
`first control bits from the interface channel into third control
`signals to be transmitted on the second computer interface
`bus and to encode fourth control signals from the second
`computer interface bus into the second control bits to be
`transmitted on the interface channel.
`
`In one embodiment, the first and second interface controllers
`comprise a host interface controller (HIC) and a peripheral
`interface controller (PIC), respectively, the first and second
`computer interface buses comprise a primary PCI and a
`secondary PCI bus, respectively, and the interface channel
`comprises an LVDS channel.
`
`15 Claims, 57 Drawing Sheets
`
`530
`
`Primary PCI Bus
`
`PCI Clock
`
`Asynchronous
`
`é
`
`515
`
`Asynchronous
`
`é
`
`IO Control
`PCI Bus
`
`1
`
`Controller
`
`
`
`
`
`XPBus
`510/__l—L_ 525
`PLL
`Controller
`
`
`Clock
`
`
`F520
`----+----- —
`i I PDR[3' a], PCNR
`I
`XPBus \\\\\\
`
`Rasarw '
`
`
`‘l 592
`590
`—595 l 594
`Fun 0], PCN :
`__2
`
`
`
`Controller
`575
`
`
`
`
`
`PCI Bus
`
`\
`IO
`
`
`
`5 Controller
`
`560
`Control
`
`
`
`
`PCI Clock
`
`
`Secondary
`PCI
`PCI Bus
`
`
`Device
`
` 580
`
`
`
`
`
`
`Host
`Interface
`Controller
`
`505
`
`Peripheral
`Interiaoe
`Controller
`
`
`
`555
`
`Samsung
`
`Ex. 1005 - Page 1
`
`Samsung
`Ex. 1005 - Page 1
`
`
`
`US 6,345,330 132
`
`Page 2
`
`US. PATENT DOCUMENTS
`
`......... 714/798
`
`........... 361/687
`
`7/1990 Fredericks et al.
`4,939,735 A *
`1/1994 Haynes et a1.
`5,278,509 A
`1/1994 Kikinis
`5,278,730 A
`3/1994 Free
`5,293,497 A
`7/1994 Kikinis
`5,331,509 A
`10/1994 Horowitz et 81.
`5,355,391 A
`10/1995 Kobayashi
`.................. 395/281
`5,463,742 A
`7/1996 Kikinis
`5,539,616 A
`8/1996 Rahamim et al.
`5,550,710 A
`11/1996 Dillon et 81.
`5,578,940 A
`1
`3133; Elms f; ‘11-
`3:82:93 2
`/
`79‘.”
`et a ‘
`’
`’
`6/1997 Klkmls
`5’640’302 A
`8/1997 Huynh etal.
`5,659,773 A
`9/1997 Dillon et a1.
`5,663,661 A
`10/1997 Kikinis
`5,680,126 A
`.............. 395/281
`2/1998 Kikinis et al.
`5,721,837 A
`10/1998 Boehling et al-
`395/284
`5,819,050 A
`
`3’332’3132 3313/33? 261196th3 al‘
`" 313/153
`..............
`ar us e a .
`,
`,
`1/1999 Prentice ...................... 348/469
`5,859,669 A *
`5/1999 Benson et a1.
`.
`5,907,566 A *
`714/798
`
`9/1999 Jenkins et a1.
`.
`5,948,047 A
`708/141
`
`5,960,213 A *
`9/1999 Wilson ......
`710/2
`5,968,144 A * 10/1999 Walker et a1.
`.
`709/100
`
`5,991,844 A * 11/1999 Khosrowpour
`710/129
`.............. 708/100
`5,999,952 A
`12/1999 Jenkins et al.
`
`6,029,183 A
`6,040,792 A *
`6,052,513 A *
`6,216,185 B1
`
`708/100
`2/2000 Jenkins et al.
`..
`
`341/100
`3/2000 Watson et al.
`..
`
`395/294
`4/2000 MacLaren
`4/2001 Chu ........................... 710/101
`
`FOREIGN PATENT DOCUMENTS
`
`W0
`W0
`W0
`
`92 18924 A
`94 00970 A
`95 13640 A
`
`10/1992
`1/1994
`5/1995
`
`OTHER PUBLICATIONS
`Intel Corporation, Intel 430TX PCISET: 82439TX System
`Controller (MTXC) Architectural Overview (02/97).
`I
`1C
`‘
`I
`182371AB PCI
`IS
`DE XCEL
`me
`orporanom me .
`‘10— M
`ERATOR (PHX4) Architectural OVCI‘VICW (04/97).
`Intel Corporation, Intel 440LX AGPSET: 82443LX PCI
`A.G.P. Controller (PAC) Advance Information (08/97).
`National Semiconductor, DS90CR215/DS90CR216 General
`““9110“ (07/97)
`.
`.
`Nf‘nonal semlcf’nducmr’ 1359092217 PrOduCt FOIder‘
`Video Electronics Standards Assocratlon (VESA), Plug and
`Display(P&D) Standard, P&D and Digital Transition Mini-
`mized Differential Signaling (TMDS) Video Transmission
`Overview, Version 1, Revision 0, pp. 1 & 31—34 (1997).
`
`'
`
`* cited by examiner
`
`Samsung
`
`Ex. 1005 - Page 2
`
`Samsung
`Ex. 1005 - Page 2
`
`
`
`US. Patent
`
`m259b.
`
`S
`
`M
`
`U
`
`33,54
`
`m
`
`oo_\
`
`2O:
`eE9m>mnzmF37390..
`
`
`.8300IEwen?!
`
`
`
`on.€8.20:
`
`0_‘GE
`
`w,NEmom:0FmoSmD
`
`5lllllllll
`
`[0|7Om?H_On_
`
`m29005.00__Now:55w.chonmE80Ea591'“x:
`
`wontmaa
`
`
`
`m:m_0n_accooww
`
`Samsung
`
`Ex. 1005 - Page 3
`
`Samsung
`Ex. 1005 - Page 3
`
`
`
`
`US. Patent
`
`Feb. 5, 2002
`
`Sheet 2 0f 57
`
`US 6,345,330 B2
`
`com\
`
`28:3.2233;a;2x
`
`o_‘NmFNmom
`
`.2...
`
`
`
`
`
`2:305.Lousano3:052
`
`<20”mt
`
`_._._mlm502,01
`
`NFN
`______
`
`m.29w
`
`_o:coo
`
`_325£32".280.33
`
`
`
`
`
`mew”>235o...mam.own;E0Hm>mn3w
`
`59:082>onQEO
`
`_On_
`
`
`
`
`
`3:60.520.—«:0050:0;«:00
`
`.9355."—“mo:m.FN
`
`
`
`oomtqumontage.
`
`EEO
`
`mo.
`
`Samsung
`
`Ex. 1005 - Page 4
`
`Samsung
`Ex. 1005 - Page 4
`
`
`
`
`
`US. Patent
`
`Feb. 5, 2002
`
`Sheet 3 0f 57
`
`US 6,345,330 B2
`
`Computing System
`
`CPU/NB
`signals
`
`North Bride 3 Primer PCI Bus
`
`Host
`Interface
`Controller
`
`l
`
`PCl Bus Bridge
`A’ with
`Interface Dev.
`Pair And PBus
`
`on Board 2
`
`Peripheral System
`
`Peripheral
`South
`Interface
`,
`Controller
`Bridge CPU/NB'
`signals lL _____
`
`Secondar PCl Bus
`
`PCI
`Device1
`
`PCI Add-
`
`FIG. 3
`
`Samsung
`
`Ex. 1005 - Page 5
`
`Samsung
`Ex. 1005 - Page 5
`
`
`
`US. Patent
`
`Feb. 5, 2002
`
`Sheet 4 0f 57
`
`US 6,345,330 B2
`
`Computing System
`
`.
`
`Integrated
`Host
`Interface
`
`PCIBusI —————————— 4
`
`Subsystem
`
`North Bridge
`
`Integrated
`Peripheral
`Interface
`Cntlr. &
`8. Bridge
`
`I
`
`405
`
`410
`
`FIG. 4
`
`Samsung
`
`Ex. 1005 - Page 6
`
`Samsung
`Ex. 1005 - Page 6
`
`
`
`US. Patent
`
`Feb. 5, 2002
`
`Sheet 5 0f 57
`
`US 6,345,330 B2
`
`530
`
`Primary PCI Bus
`
`PCI Clock
`
`Host
`
`Interface
`
`
`Controller
`
`505
`
`As nchronous
`y
`
`6:
`
`51 5
`
`
`
`
`XPBus \\\\\
`woe/41
`PD[3::0]. PCN I
`
`
`
`Peripheral
`Interface
`
`Asynchronous
`
`Controller
`
`555
`
`Samsung
`
`Ex. 1005 - Page 7
`
`Samsung
`Ex. 1005 - Page 7
`
`
`
`US. Patent
`
`Feb. 5, 2002
`
`Sheet 6 0f 57
`
`US 6,345,330 B2
`
`Flash Memory
`3105/
`Configuration
`
`XPBus
`
`AD[31::0] our
`
`Serial
`Par?"e' '0
`Convener
`
`I * I 0
`
`PCN
`
`Control
`Decoder &
`Separate
`Data Path
`
`Encoder 8.
`Merge
`Data Path
`........
`
`RESET#
`
`Serial to Parallel
`Converter
`
`PCNR
`
`PDR3
`l . D .
`
`Serial lo
`Parallel
`
`Host
`PCI
`
`RESET#S
`
`RDNVR
`Control
`
`CPU CNTL
`& GPIO
`Latch/Driver
`
`Con vener
`
`Video Port Data [0:215]
`
`Serial to
`Parallel
`Video Port Control
`Convener
`Graphics
`
`Controller
`
`a I a
`
`X‘
`
`..-.--..---..--..
`
`FIG. 6
`
`Samsung
`
`Ex. 1005 - Page 8
`
`Samsung
`Ex. 1005 - Page 8
`
`
`
`US. Patent
`
`Feb. 5, 2002
`
`Sheet 7 0f 57
`
`US 6,345,330 B2
`
`
`
`
`
`acmaEmacgmusIll;
`
`38¢.2055I:3238cmg023883%:Igéé2:332x5%
`
`g'éé
`
`:22.30322:I!3new
`
`lgé
`
`£33969¢mm0.:
`
`man3&5#6:lg3nhzo
`
`g5ma
`
`I!ma.
`
`EHENE
`
`ElEl3%
`
`Samsung
`
`Ex. 1005 - Page 9
`
`Samsung
`Ex. 1005 - Page 9
`
`
`
`
`
`
`
`US. Patent
`
`2B033,543a6SU
`
`
`
`
`
`2IQto;wlg3.302,Ig39:5IItam.m|gl3%»:9998.235.0.:Emsmmxmamax30.:3:920:80
`8Ella“.a|.El$.memI55.5%E92%;sl09:85;__§_§3I!$8lwas9%35Ag!
`EHwy.ME320
`
`
`
`mamas.mm0.:
`
`Samsung
`
`Ex. 1005 - Page 10
`
`Samsung
`Ex. 1005 - Page 10
`
`
`
`
`US. Patent
`
`Feb. 5, 2002
`
`Sheet 9 0f 57
`
`US 6,345,330 B2
`
`Primary PCI Bus
`
` FRM
`
`IIIIIl :I
`
`Samsung
`
`Ex. 1005 - Page 11
`
`Secondary PCI Bus
`
`
`
`Cable
`Delay
`PCI CLK
`
`::I z :
`
`II
`
`
`
`FIG. 9
`
`AD
`
`CIB Eff
`
`TRDXII
`
`DSEUI
`STOW
`
`POO-3
`
`PDRO-3
`
`Samsung
`Ex. 1005 - Page 11
`
`
`
`US. Patent
`
`Feb. 5, 2002
`
`Sheet 10 0f 57
`
`US 6,345,330 B2
`
`Primary PCI Bus
`
`”‘3' EL" .
`
`
`FR.” ..
`
`_______ ........... TRDY#
`PDO-3 lb
`823%
`
`A9...
`
`.
`
`C’EFEM 0
`
`'RDXE.
`
`DSEL#
`
`
`
`1 Sclk
`'
`
`D1
`"II
`
`Dz
`III
`
`PCI CLK
`
`Secondary PCI Bus
`
`
`
`AP. ,.
`
`,,
`
`V TRDY#
`
`C’BE"
`
`.3
`
`'RPXP‘... ....
`
`DSEL#
`
`
`
`FIG. 10
`
`Samsung
`
`Ex. 1005 - Page 12
`
`Samsung
`Ex. 1005 - Page 12
`
`
`
`US. Patent
`
`Feb. 5, 2002
`
`Sheet 11 0f 57
`
`US 6,345,330 B2
`
`=§§=-'Ifl"
`
`1
`
`1112 L1.“
`
`11 RM WEIControl
`
`Control
`
`Separate
`m Decoder &
`Data Path
`
`P s
`
`I
`Converler l
`
`I
`
`Reset Cnll
`
`.
`Serial to Parallel
`
`A
`
`F’Cl CNTL
`
`SLV
`
`Secondary
`PCI Bus
`
`South
`Bride
`
`RESE'W
`
`Control
`Encoder &
`Merge
`Data Path
`
`CPU CNTL
`8. GPlO
`Latch/Driver
`
`ParaHel
`Convener
`
`......................
`
`Video
`Capture
`Circuit
`
`Video
`Clock
`
`Video Port Data [0:215]
`
`Video Port Control
`
`Parallel
`to Serial
`Convene
`
`
`
`Samsung
`
`Ex. 1005 - Page 13
`
`Samsung
`Ex. 1005 - Page 13
`
`
`
`US. Patent
`
`Feb. 5, 2002
`
`Sheet 12 0f 57
`
`US 6,345,330 B2
`
`lglgé
`
`BEESmag9n.Igé
`
`$25803:Iéé
`
`33m2%.léé
`
`Egg
`
`Egg
`
`lg;
`
`EE3%“.
`
`
` .29028582.Ill5”.
`
`£9$me
`
`lg35El3%
`
`NF.OE
`
`Samsung
`
`Ex. 1005 - Page 14
`
`
`
`mama“.emucoommoEemammxmammx30:.335.228
`
`
`
`
`
`893mm0E
`
`Samsung
`Ex. 1005 - Page 14
`
`
`
`
`
`US. Patent
`
`Feb. 5, 2002
`
`Sheet 13 0f 57
`
`US 6,345,330 B2
`
`
`
`
`
`.22am:03.53.55232801léé
`
`55E5%€052Egg
`
`.20:3e“0229“.élg
`
`55E98Egg0.128.2=823%IEE
`
`mg52.9EEgg
`
`
`
`5.5E389”.|!%3%.255El;
`
`6.5E$8.0mléé
`
`E25:3chglé
`
`EwEEoo
`
`
`
`
`
`gm.0".$288oi2msmaxmamax8ca.955.228
`
`
`
`£339Bums.mm0:.
`
`
`
`2%23532.|||g
`
`
`
`o:2asE..252IE;
`
`
`
`2.0E
`
`Samsung
`
`Ex. 1005 - Page 15
`
`Samsung
`Ex. 1005 - Page 15
`
`
`
`
`
`US. Patent
`
`Feb. 5, 2002
`
`Sheet 14 0f 57
`
`US 6,345,330 B2
`
`1400
`
`1410
`
`1405 1460
`
`HIC
`
`FIG. 14
`
`Samsung
`
`Ex. 1005 - Page 16
`
`Samsung
`Ex. 1005 - Page 16
`
`
`
`US. Patent
`
`Feb. 5, 2002
`
`Sheet 15 0f 57
`
`US 6,345,330 B2
`
`1550
`
`PIC
`
`1555
`
`1582
`
`1581
`
`1583
`
`1505
`
`1580
`
`FIG.15
`
`Samsung
`
`Ex. 1005 - Page 17
`
`1500
`
`Samsung
`Ex. 1005 - Page 17
`
`
`
`US. Patent
`
`Feb. 5, 2002
`
`Sheet 16 0f 57
`
`US 6,345,330 B2
`
`
`
`1605
`
`1610
`
`FIG. 16
`
`Samsung
`
`Ex. 1005 - Page 18
`
`Samsung
`Ex. 1005 - Page 18
`
`
`
`US. Patent
`
`Feb. 5, 2002
`
`Sheet 17 0f 57
`
`US 6,345,330 132
`
`VLOCDNCOOOFN
`V—Frn—x—FNNN
`
`
`
`
`mmmmmw_m_ ‘0m_
`
`GND P03+ PD3-
`
`GND PCN+
`
`0.)
`
`'0
`
`Reserve
`
`x—NC‘OV
`(DNQCD
`(0030000 VVVV
`
`VIOLONQO‘JOFN
`I—w—Fi—i—V—NNN
`
`
`
`
`
`
`
`FIG.17
`
`SVY/CNTL1SVC/CNTL2
`VPCK+ VPCK-
`
`mm
`
`
`
`
`Samsung
`
`Ex. 1005 - Page 19
`
`(OVLDLONQDOUOFNWVLD
`NNNNNNNWWMWC‘OW
`
`(DNCOOOF
`COMCOC‘OVV
`
`
`
`mmmmmmmmmmmm
`
`
`
`
`'
`Z
`
`OD
`
`.
`
`
`
`‘- N C’) v LO
`
`N
`
`O ‘— N 0")
`‘— ‘— v- ‘-
`
`mPDRO+ PDRO-mwwmwwmmw
`
`GND PCK+
`
`PCK-
`
`GND PD1+ PD1— GN P02+ PDZ-
`
`Confio0
`
`Confo1
`
`GND
`
`GND
`
`WVLOQDNQDODOV—NMVLD
`NNNNNNNMMMMMO’)
`
`OFNm
`x—NCO'Q'LOLONQO'DFv-FP
`
`8
`_.J<
`8
`Q
`O
`OD
`9
`>
`LES-l
`> oo 99“
`z
`—
`LU zz NC\I_
`uJ
`>
`OQOMDDD>>DOOE
`ZLUZEZJZUJwZDDO
`OIIOCDOmCDI>ODDO
`
`Q+'
`
`0000
`Go
`ww
`an
`
`+' +Im
`
`DDQDQE
`00 ago
`ww wmo
`an a
`
`P&DCLK+ P&DCLK- GN“ID
`
`ACM5XISBUSConnectorPlugPINPosition(88pin):
`
`
`
`
`
`Samsung
`Ex. 1005 - Page 19
`
`
`
`US. Patent
`
`Feb. 5, 2002
`
`Sheet 18 0f 57
`
`US 6,345,330 B2
`
`+oom$>esmu§ofitwaI83lion.!El22%E2%IEE
`
`
`
`-o853.9%Emcatoalag!
`
`
`
`+F@9999%@2250IEE!
`
`
`
`-P099,99%Eczemalag!—
`
`
`
`+N@2999%5.2303lag!
`
`
`
`-N85::2%655251l%%!
`
`
`
`+0999x86Emcemn.lag!
`
`
`
`
`
`-3.99x020.92.can.l%%!
`
`
`
`
`
`
`
`+m099,99%.9259;lag!
`
`
`
`-m355.9%555:8lag!
`
`
`
`+8.222:8_m§_.__mn_lag!
`
`
`
`-3.296:80355.5;lag!
`
`
`
`+o9%.9258lag!
`
`
`
`-o9%52:5;Iglfii!
`
`
`
`+F9%5.2.50IEE!
`
`
`
`-39.0292251lag!
`
`
`
`+N9%6.2.5.”.lag!
`
`
`
`-N9%58.51lag!
`
`
`
`+x88fission.IE%81
`
`
`
`-3.83Emecwalag!
`
`
`
`-m9%ESEI83%NE+m2%8.2.5;lag!
`
`+2:8:22.:3lag!
`
`
`
`-6:8052:53Igg!
`
` ||I|E
`IIIIEFa5:22.28Egg!03362.28E%o.58!
`
`Samsung
`
`Ex. 1005 - Page 20
`
`Samsung
`Ex. 1005 - Page 20
`
`
`
`
`US. Patent
`
`Feb. 5, 2002
`
`Sheet 19 0f 57
`
`US 6,345,330 B2
`
`ilgé!ilég!Ella!Ella!82>8:8.58>2II?!aNEmooo<mm>I?!figlg!
`
`i'gé!
`82:88E.file—fi—
`
`
`
`
`
`
`
`iggi!iggli!iggi!N6.585882595>wgilé!F6.28588253>mgilé!
`
`
`
`
`
`iggi!iggi;iggi!
`iggi!
`
`
`iggi!
`
`
`-28.08x:tom82>|%%!
`+2882a.8n.82>IEE!
`+28585En82>lat/HE!
`
`9‘.0E
`
`-23BE8n.82>Iglngl!
`_h>.m>.m>._.>mB885.88%I%!NE885.250E's!
`9590020020
`
`.oN>.mN>_2>
`
`.8>_Nm>.mN>
`
`.mq>.Nv>.8>
`
`as
`
`Samsung
`
`Ex. 1005 - Page 21
`
`Samsung
`Ex. 1005 - Page 21
`
`
`
`
`US. Patent
`
`Feb. 5, 2002
`
`Sheet 20 0f 57
`
`US 6,345,330 B2
`
`
`
`____
`N i ; —__¢]lrll
`
`
`.-.m ..A-.--.-
`“—3515!-
`”_—
`Im—__fiflfl
`
`E—_—___
`-—_—_
`E_-—__-—
`E——__-_
`-_———
`
`-_____—
`-—_——
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`wwwwmmmmmwmm(QM—XOKOODNO'J‘Ji-FOJN
`
`_-__
`_—
`
`_-__
`_—
`
`_-_—
`_—
`
`
`
`S nch‘To PCK
`
`S nch. To PCKR
`
`s non.ToPCKR
`
`S nch. To PCKR
`
`Synch. To PCKR
`
`PDRO +
`PDRO -
`PDR1 RTN
`PDR1 +
`PDR1 -
`PDR2 RTN
`
`PDR3 RTN
`
`‘U‘U'UIDOI23500.)NM +.+
`
`
`
`———
`_—
`10 x clock rate
`Peripheral to Comouter LVDS Data 2 +
`—
`_ Peripheral to Com-uter LVDS Data 2 -
`_—
`10 x clock rate
`Peripheral to omputer LVD Data 3 +
`PDR3 -
`Peripheral to Computer LVD Data 3 -
`P KR RTN
`__§IEI
`Clock rate
`Peripheral to Computer LVD Clock +
`lock
`'everse Dir.
`P KR +
`_-
`PCKR - _— Peripheral to omputerLVD
`lock -
`—_filil.'l
`
`-
`PCNR -—_ Periheral to Comuter LVDS Control
`REsm—__ml
`
`
`
`
`
`FIG. 20
`
`Samsung
`
`Ex. 1005 - Page 22
`
`Samsung
`Ex. 1005 - Page 22
`
`
`
`US. Patent
`
`Feb. 5, 2002
`
`Sheet 21 0f 57
`
`US 6,345,330 B2
`
`oo<“35.0
`
`wo<““220
`
`we<*NEO
`
`A
`
`vw<#920
`
`_‘N.OE
`
`Samsung
`
`Ex. 1005 - Page 23
`
`Samsung
`Ex. 1005 - Page 23
`
`
`
`US. Patent
`
`Feb. 5, 2002
`
`Sheet 22 0f 57
`
`US 6,345,330 B2
`
`
`
`:20
`
`2.20
`
`9.20
`
`9.20
`1
`1
`9.20
`
`3.20
`
`
`
`920
`
`
`
`320 mrzo
`NN.0_n_
`
`920
`
`:20
`:20
`1E
`
`mZO
`
`Samsung
`
`Ex. 1005 - Page 24
`
`Samsung
`Ex. 1005 - Page 24
`
`
`
`US. Patent
`
`Feb. 5, 2002
`
`Sheet 23 0f 57
`
`US 6,345,330 B2
`
`PCK
`
`PDO
`
`PD1
`
`PD2
`
`PD3
`
`
`
`
`
`
`
`i Receiver
`
`
`
`4.
`
`PCK
`
`PDO
`
`PD1
`
`PD2
`
`PD3
`
`FIG. 23
`
`Samsung
`
`Ex. 1005 - Page 25
`
`Samsung
`Ex. 1005 - Page 25
`
`
`
`US. Patent
`
`Feb. 5, 2002
`
`Sheet 24 0f 57
`
`US 6,345,330 B2
`
`Primary PCI Bus
`
`
`
`Host
`
`Interface
`
`Controller
`
`Peripheral
`lnterfa ce
`
`Controller
`
`Asynchronous
`
`
`
`
`Secondary
`
`
`Samsung
`
`Ex. 1005 - Page 26
`
`Samsung
`Ex. 1005 - Page 26
`
`
`
`
`.p-i-mml- E
`2532 j P03
`
`2511 =flg—
`_ : Amati” om
`Parallelto
`
`
`I“. MstrDataPath : :2527
`-
`" ggfizlerter
`_E=n-mI
`8- Buffer
`
`
`EE
`9
`ResetXPBus
`I. FIFO fl.I'
`&
`:0U)Fri3
`
`
`Parity Error
`
`jig
`.
`
`
`
`
`
`
`XPBus
`Decoder 8.
`
`m Separate
`Parity Error
`
`Data Path
`Detect
`
`Control
`N 01L 07
`
`
`
`
`l
`
`Control
`Encoder&
`Merge
`Data Path
`
`.._
`
`J
`PDR2
`Serial to
`Parallel ‘ PDR1
`RESET#
`Converter I PDRO
`l
`
`
`
`CPU CNTLCPU . & GPIO
`
`Latch/Driver
`
`North
`..........................
`
`Receiver
`Bridge
`
`
`l
`
`Video Port Data [0:15]
`VPD
`‘
`Parallel
`.
`Convener
`Video Port Control
`
`
`Graphics
`Controller
`
`US. Patent
`
`Feb. 5, 2002
`
`Sheet 25 0f 57
`
`US 6,345,330 B2
`
`2501
`
`Flash Memory
`
`
`BIOS/
`Configuration
`
`
`2500
`
`'
`
`2522 i
`
`
`
`
`Host
`PC!
`Bus
`
`.
`In
`
`2530
`
`>
`
`PDR3
`
`PCKR
`
`
`
`n
`'
`
`‘
`
`FIG. 25
`
`2581']
`
`Samsung
`
`Ex. 1005 - Page 27
`
`Samsung
`Ex. 1005 - Page 27
`
`
`
`US. Patent
`
`Feb. 5, 2002
`
`Sheet 26 0f 57
`
`US 6,345,330 B2
`
`2601
`
`(Optional)
`
`IA
`-— -
`
`-.l!-mM-
`I"-
`.1.
`'-
`h
`
`AD[31::0]out
`
`I
`
`Parallel to
`n Serial IConverter
`& Buffer
`
`' I : o
`
`RESET”
`
`PCKR
`
`Reseta.
`XPBus
`Parity Error
`Control
`____________________
`
`Secondary
`PCI Bus
`
`C
`Decoder 8.
`Separate
`Data Palh
`
`Reset &
`XPBus
`Parity Error
`
`Encoder 8.
`Merge
`Dala Path
`
`._B____c_____l_l_______
`us ontro or
`
`,=
`
`..
`
`.
`
`-
`
`.
`
`RESET#
`
`cpu CNTL
`a. GPIO
`_ Larch/Driver
`
`Video
`Capture
`Circuit
`
`
`
`
`d
`Serial to m
`Parallel
`Converter I
`
`,
`:
`
`gXL
`'-
`
`‘
`I ____________________
`Receiver
`
`Parallel
`to Serial
`Convene
`
`Samsung
`
`Ex. 1005 - Page 28
`
`Samsung
`Ex. 1005 - Page 28
`
`
`
`US. Patent
`
`Feb. 5, 2002
`
`Sheet 27 0f 57
`
`US 6,345,330 B2
`
`
`
`2710
`
`2705
`
`FIG. 27
`
`Samsung
`
`Ex. 1005 - Page 29
`
`Samsung
`Ex. 1005 - Page 29
`
`
`
`US. Patent
`
`6
`
`m,
`
`2B
`
`w.3,mmOE
`
`
`
`
`Ifléfifis,Ingaélam—Eggw.EgifilnfigéfiFEgima
`
`
`mEgiglfigéamEgiglfiéfia
`
`
`
`
`EgifilflgfifiEéifilfiéégfigifilfléég
`
`
`EgifilfiéégagifilfléégEgifilflgfifi
`
`
`
`
`”EawecoEmon.2:.man..8828mam=20wzo<
`
`EégafilggiéaEggglggigMEéialggfignEéiEI§!-.zig
`aEgialg!fig
`fi!%l2fll§!igEéfialg!igfigifilggig
`
`
`
`mfiégalg!ig
`
`
`EIEEEIEIEEE
`
`
`
`Samsung
`
`Ex. 1005 - Page 30
`
`Samsung
`Ex. 1005 - Page 30
`
`
`
`US. Patent
`
`Feb. 5, 2002
`
`Sheet 29 0f 57
`
`US 6,345,330 B2
`
`
`
`020.0>39%amE8.3acan.
`
`fig
`
`Ea
`
`2%am8
`
`E!
`
`HE;
`
`3%;
`
`.FdeFnfiv—‘Q
`
`.mNn..wNn..mNn.
`
`Sun.mmn.Nma
`
`Samsung
`
`Ex. 1005 - Page 31
`
`83gE8.3Emmi
`
`83E«E
`
`83ami
`
`83%en.
`
`83a«Na
`
`wn_>..mNn.
`
`83E.2
`
`83aan.
`
`83aGE
`
`83aan.
`
`83a.08
`
`83aan.
`
`83a.8
`
`83+«men.
`
`8.3E8.3E8.3a8.3.EE
`
`(‘0
`D.
`
`ND
`
`.
`
`
`
`
`
`-$.99.020.99..En.
`
`
`
`+oEmu.99....mn.
`
`-o5%98:53
`
`
`
`+PEmu.99....on.
`
`
`
`-F9m....90595n.
`
`+NEmu99.9.9.
`
`-NSan.99...th
`
`+.020905:9.
`
`
`
`-x020.99.Q_.mn.
`
`+mEmu99.9.8
`
`-m9%59.25;
`
`F.5885280cE8:98:80
`
`
`
`+mm9m>9Emu.9mc._._mn.
`
`-m@999San.99....mn.
`
`9mm.000
`
`.86one
`
`8%_8_tm>
`
`
`
`
`
`+@999.020.99..ton.
`
`
`
`+o@999Emu.99....mn.
`
`
`
`-o@9039Emu.99....mn.
`
`
`
`+F3.99Emu.99....6n.
`
`-F@99999g.90:...0n.
`
`
`
`+N3.99Emu.9wc._._mn.
`
`
`
`-Nm9w>9Emu.99....mn.
`
`9.0.2.580
`
`2885
`
`Samsung
`Ex. 1005 - Page 31
`
`
`
`
`US. Patent
`
`Feb. 5, 2002
`
`Sheet 30 0f 57
`
`US 6,345,330 B2
`
`8.83E28gig
`
`82a38to.33.882>glgl
`
`89a38to.33.882>El?!
`
`82838to.33.882>El?!
`
`82838to.M3.882>El?!
`
`iggi;
`
`-o38Egig
`
`+286géfi;
`
`gai;
`
`géi;
`
`ggig
`
`gai;
`
`Egig
`
`
`
`
`
`2:320020020.vwm.vm.Em8885.380Ilafi;NE885.380Ila;
`
`
`
`ill?!
`
`830mm:.082>0:8.Eoo>2.fil8232393.Qfill?!
`
`883883588>8Eilé
`
`8288..o88253>wEilgg
`
`om.GE
`
`Samsung
`
`Ex. 1005 - Page 32
`
`Samsung
`Ex. 1005 - Page 32
`
`
`
`
`
`
`
`US. Patent
`
`Feb. 5, 2002
`
`Sheet 31 0f 57
`
`US 6,345,330 B2
`
`
`
`
`
`
`
`+N98moi2.03539.93289....82xmv.03oh65mwon.
`
`ill2Econ.I22.33E23El
`
`
`
`ill2EEI-o28moi2.2.2.30..2328II?!
`
`+oEmamD>._5.9.9.032$33.552m.x020x0van.2.525wan
`
`
`
`
`
`n.
`
`
`
`
`
`
`
`ill2ENoI
`
`-.«.3moi2.2.2.3o..2328II!
`+_‘Emamoi5.22.039.mSQEoo9m.x020xmv.01ohsociwan
`
`53
`
`3
`
`ill223
`-N23332222o..328III
`
`Non.
`
`n.
`
`ill?!
`
`
`-m28moi2.23.232.2328IIEE
`+m28moi2.2.2.30..2328gag!
`
`
`
`illga
`
`-v.86moi2.9.2.80..9328III!
`+o28moi.232893.9.2.8gag!
`
`+3.86moi2.9.2.80..9328éifia
`
`
`
`53
`
`iIIEE
`-o98moi.232822.2.2.8Ila!
`
`+.28moi.232892.2.2.3géfia
`
`
`
`illga
`illga
`
`
`-N28moi.232822.9.2.8llga
`-F28moi.232822.22.8IIEE
`
`+m98moi.232822.9.2.9.géga
`
`
`
`
`
`
`
`
`
`
`
`-m38moi.232892.22.8ll-mmon.E+mEgomoi.232892.23.232.....8...xm$6...8626+$5..a
`
`ill2E«Eon.g
`..aImbwmma-.86moi.932892.22.8IlagmzocoEogmm.filwkmmmamoccofioimm
`
`
`
`
`
`
`+x020wo>._.236009$55.519m.x020x85.._n_8851fig
`
`
`
`_mcm_m.95wEmma
`
`
`
`_wcm_m.o..mwEmma
`
`
`
`
`
`Fm.OE
`
`Samsung
`
`Ex. 1005 - Page 33
`
`ll
`
`a”
`
`‘—
`
`Samsung
`Ex. 1005 - Page 33
`
`
`
`
`
`
`
`
`
`US. Patent
`
`Feb. 5, 2002
`
`Sheet 32 0f 57
`
`US 6,345,330 B2
`
`PCK
`
`PDO
`
`PD‘I
`
`PD2
`
`PD3
`
`
`
` Receiver N
`
`(‘0
`
`U.
`
`x
`8
`
`O
`o
`D.
`
`‘—
`o
`CL
`
`N
`D
`CL
`
`m
`D
`CL
`
`Samsung
`
`Ex. 1005 - Page 34
`
`Samsung
`Ex. 1005 - Page 34
`
`
`
`US. Patent
`
`Feb. 5, 2002
`
`Sheet 33 0f 57
`
`US 6,345,330 B2
`
`Eégéééél“E-32Egéégg
`
`
`llééééél
`IIIIIIIIgggéééél
`
`aggggglfié
`éégéggélllééé!§lEégéggél
`
`
`
`
`mm.®_u_
`
`Samsung
`
`Ex. 1005 - Page 35
`
`Samsung
`Ex. 1005 - Page 35
`
`
`
`
`US. Patent
`
`75M
`
`2B033,543,6SU
`
`
`
`
`
`
`
`8.2a55E8.23.2552E2?.%E2280.52208350.208.80?28.82Im“Eu—Em.fig:8EN.280223.280.22m02.0n.22302.0“.£00:8Im.II9....2809.0..280$3.280$028.:newI5,z:a2280:9x
`
`
`
`
`
`
`
`
`
`IlllllllMfig{8EN.280332.280:8080.0,...8220.0;509.08Iwll25.2802..28023.280!28.:newI%::a.280va.280Boxg;28.82IHEM-ESESESE5Egig
`
`
`
`
`
`
`
`
`Samsung
`
`Ex. 1005 - Page 36
`
`Samsung
`Ex. 1005 - Page 36
`
`
`
`
`
`US. Patent
`
`Feb. 5, 2002
`
`Sheet 35 0f 57
`
`US 6,345,330 B2
`
`
`
`
`
`E0E.3902390000cm_0n_
`
`
`
`E0E.3902390003F.00
`
`
`
`0.._.“00.001900an.Na..3—an.9.5Q
`
`
`
`3:039.00305:5EmE.3E90:00
`
`3:039505:5E0E.33F65:00
`
`
`
`
`
`3:039_0n_£3,0:08.000cm6:50
`
`
`
`3:0.m9Ga505;)E0E.30cm65:00
`
`mm.OE
`
`c2535...
`
`Samsung
`
`Ex. 1005 - Page 37
`
`Samsung
`Ex. 1005 - Page 37
`
`
`
`
`
`
`US. Patent
`
`Feb. 5, 2002
`
`Sheet 36 0f 57
`
`US 6,345,330 B2
`
`=20m<m=c0
`gg!!.ommwumUUCN”Fggg!#Nmma
`
`\<2
`
`“£01.
`
`Ema
`
`PDQ
`
`m0?
`
`m0?
`
`:020F0?
`
`mFDRvr02mF02Nv02
`
`030mm;
`30.00..
`%ggEgEEEgEEE
`
`52:.o:52:0:.9E8EInfill
`
`65:005No.2:.6«<2:0:63:00Em
`
`
`
`Emprmm9mmcam
`
`EwEmmmEmanew
`
`
`
`EmEmomEmavcm
`
`
`
`EmEmmmEmanew
`
`EoE.mmEmaam?
`
`EwE.mw9mm.5?
`
`EmE.mw9mg#3
`
`EoE.mmBan.“3
`
`.0250n:
`
`Samsung
`
`Ex. 1005 - Page 38
`
`Samsung
`Ex. 1005 - Page 38
`
`
`
`
`
`US. Patent
`
`Feb. 5, 2002
`
`Sheet 37 0f 57
`
`US 6,345,330 B2
`
`FUEEOH5n.Ho
`
`:29m5z:
`
`
`éé!gag
`gag
`gag
`
`gaggag
`
`
`5%:.3296«Sam
`Egg;
`to?E!
`
`
`
`EwE.omEmaEE9:.mmEma“2‘
`
`EwE.wwEma“2‘
`
`a:.228Em
`
`EwEmomEmaucm
`
`
`
`EmEmmwEmaccm
`
`
`
`EmEmwmEmanew
`
`EoEmmmEmancm
`
`Samsung
`
`Ex. 1005 - Page 39
`
`gég%:3SSE”oE!!g
`55E32.2“.I
`
`firm—m5
`
`IBM—
`
`Eva/Em
`
`Emma
`
`EwEéwEmaE6:50ucm
`
`D:6.5.50“ms
`
`Samsung
`Ex. 1005 - Page 39
`
`
`
`
`
`
`
`
`US. Patent
`
`Feb. 5, 2002
`
`Sheet 38 0f 57
`
`US 6,345,330 B2
`
`EmE.wmEmaHm?
`..$9%EN”rEggSE3NE:a:.958En
`!!205.333E
`
`IIn29:3828new
`
`50.90.9mm.new
`
`I.”—emegm98EN
`
`Samsung
`
`Ex. 1005 - Page 40
`
`EastmwEmaE.
`
`
`
`Emezwm9mmfir
`
`EwEémEmaE.
`
`Samsung
`Ex. 1005 - Page 40
`
`
`
`US. Patent
`
`Feb. 5, 2002
`
`Sheet 39 0f 57
`
`US 6,345,330 B2
`
`transaction:
`
`33MhzPCIRead
`
`FIG.39
`
`
`
`Samsung
`
`Ex. 1005 - Page 41
`
`Samsung
`Ex. 1005 - Page 41
`
`
`
`US. Patent
`
`Feb. 5, 2002
`
`Sheet 40 0f 57
`
`US 6,345,330 B2
`
`transaction:
`
`33MhzPCIWrite
`
`FIG.40
`
`Samsung
`
`Ex. 1005 - Page 42
`
`Samsung
`Ex. 1005 - Page 42
`
`
`
`US. Patent
`
`Feb. 5, 2002
`
`Sheet 41 0f 57
`
`US 6,345,330 B2
`
`
`
`
`
`u00:800._On_305:5$9.0390065:00Amsmmx:3“090%Ga500:o.Emcatoa
`
`
`
`
`
`
`Egg;é%!g
`
`ééég85.00.280:20
`
`EELE85.00.280223n.0
`
`gégé285.80.280_0n_
`EIE8328325EIE
`!!!lmfl|
`
`
`
`085.00_280em:00
`
`
`
`085.00.280EN:00
`
`gélglg
`
`lglflglglagIééé
`
`égéé8580.280_0n_
`
`ééég285.80.28030
`9%82280EN;alga
`
`85am.280E0.80
`
`
`
`8.:.80280EN050
`
`.85.00.280E02
`
`2».0E
`
`Samsung
`
`Ex. 1005 - Page 43
`
`Samsung
`Ex. 1005 - Page 43
`
`
`
`
`
`
`
`
`US. Patent
`
`Feb. 5, 2002
`
`Sheet 42 0f 57
`
`US 6,345,330 B2
`
`
`
`
`
`
`
`
`
`
`
`”3:800._0n_5055.39.0.8Emu65:00Awsmax:80090.."on.umOI9.m.0cq_.0n_
`
`
`
`
`
`
`
`
`
`
`
`09.88.80«Zn.#30$3085.220
`
`EE:2.588
`$220.3284‘IE52.
`
`
`L!!lfi_l
`
`éééé89.8.980an.E.980no.8.9833.0.0n.oz.0SEa.
`
`
`
`$20:2000mm:20n:3“.8.8mEmma:2089.00.980:20
`
`
`
`
`
`
`
`89.00.980.2:00
`
`
`
`.8980.980Em:80
`
`
`
`EmE.0w.9250Em3&0
`
`
`
`89.8.980Emz
`
`
`
`
`
`
`
`
`IE'EEIElééé
`99.88.8.as.Egg
`
`éééé92.3698E9%98EN9EIE
`ééég93399598
`
`NV.OE
`
`Samsung
`
`Ex. 1005 - Page 44
`
`
`
`89.00.980.20.80
`
`
`
`.8800.980EN0.80
`
`Samsung
`Ex. 1005 - Page 44
`
`
`
`
`
`
`
`
`US. Patent
`
`Feb. 5, 2002
`
`Sheet 43 0f 57
`
`US 6,345,330 B2
`
`
`
`
`
`”00:800.5n.53>“00.000900035m63:00Awsmmx:0..200:_on_quI9.905950
`
`
`
`
`
`
`
`!;!Ifi_|
`
`
`
`850;.9805.u.0905......o.
`
`
`
`éé#38Emma.888.928an.
`
`
`
`
`
`$20.20#005203.3.8.3Emmaio85.899.80.20
`
`
`
`
`
`EE:2.588
`
`
`
`
`
`$220.#552Ian—52.
`
`
`
`
`
`EmE.ow65:005—.3&0
`
`
`
`85.00.980EN3&0
`
`850g.280.o
`
`éé#38Emma.
`
`
`
`
`
`g3.011.325me50.08
`
`
`
`
`
`“:20:20#Omm:20k=3“..mtnm“Emma:20
`
`EmE.0w65:00“2‘m2
`
`
`
`EmE.0m.0bcoo5n.
`
`
`
`.8580.980:20
`
`NOSEn:
`
`3.0330153.20
`
`.8800.980.8:00
`
`
`
`0.00é6.0.00€0.108880.9808N0.n.0m0.00N0E0P0.00o05088522.80?
`
`
`
`
`
`mv.OE
`
`Samsung
`
`Ex. 1005 - Page 45
`
`Samsung
`Ex. 1005 - Page 45
`
`
`
`
`
`
`US. Patent
`
`Feb. 5, 2002
`
`Sheet 44 0f 57
`
`US 6,345,330 B2
`
`
`
`
`
`
`
`”wmcoamm:5n.505:5HoxomaEmu29.6.9260Amnmax:8:3me5n.awe:9.mhmcatwa
`
`
`
`
`
`
`
`g!!lfi_|
`
`EEEE$532228.8
`
`L9:0”V53.50no.3365:00“2‘Hoan.02“FFUSEn:
`
`
`
`3.26:203"me.20um=3“—.wtsm“EN—Mn.=20EoE.ww65:00:20
`
`
`
`
`
`EE:2.55%
`
`$22920.2IE.E;
`
`
`
` Igélgéééééégéé%3202EE9.2285.%99.0mm
`
`scovm<n_#nfim#vjoahm32m
`
`EEIEIE
`
`
`Eoeém6:80E3%
`
`
`
`Emsém.2200EN:8
`
`
`
`EmEmmm.380E:8
`
`:5an6:80E0.30
`
`
`
`Emeéw.280Em9%
`
`
`
`29:356:80.8
`
`.mm.928:20
`
`Emeém6.58.3m2
`
`NUS—n.n:
`
`Eu.OE
`
`Samsung
`
`Ex. 1005 - Page 46
`
`Samsung
`Ex. 1005 - Page 46
`
`
`
`
`
`
`US. Patent
`
`Feb. 5, 2002
`
`Sheet 45 0f 57
`
`US 6,345,330 B2
`
`
`
` mv.mv_u_
`
`EIEEEE$539250?
`
`Eliég35an.25E3%
`Eééé3553222850
`
`EEEEEGEIEIE!!!E|
`
`.ww:0:53».5»Umaowmgm_NOFI
`
`
`
`
`
`
`
`
`
`HumxomaEmu.9950E93“.mhmcatmn.2who:
`
`Samsung
`
`Ex. 1005 - Page 47
`
`Samsung
`Ex. 1005 - Page 47
`
`
`
`
`US. Patent
`
`Feb. 5, 2002
`
`Sheet 46 0f 57
`
`US 6,345,330 B2
`
`
`
`550”F.928no$5.0mEno29mean.no52:o.gan.EI“8x08Emu6:50
`
`
`
`
`
`.9me“55:95.”.0:81
`
`
`
`
`
`5%Emma,Emma$322289
`
`
`
`Ewemmm6:80E30.0
`
`
`
` IBEEEh;l3.20:20#0mm.=20um=3“.555“Emma:20EoEmmw65:00:20
`
`
`
`
`
`mv.9“.
`
`.mm:933.5“—omammo.m_No.2:
`
`
`
`.mammm..
`
`Samsung
`
`Ex. 1005 - Page 48
`
`umtmwmm
`
`Samsung
`Ex. 1005 - Page 48
`
`
`
`
`
`US. Patent
`
`Feb. 5, 2002
`
`Sheet 47 0f 57
`
`US 6,345,330 B2
`
`Name
`
`Type Pins Description
`
`AD[31 ::o1
`C/BE[3::0]#
`
`FRAME#
`
`|RDY#
`
`TRDY#
`
`DEVSEL#
`
`STS 1
`
`STS 1
`
`32 Multiplexed Address/Data. AD is driven to a valid state when GNT# is asserted.
`TS
`T84
`Multiplexed Command/Byte Enables. For a two-address transaction. 1st
`address phase carries the command, and the 2nd address phase carries the
`transaction type. C/BE is driven to a valid state when GNT# is asserted.
`Indicates beginning and duration of a PCI transaction. When the bus is idle,
`FRAME# is driven to High for 1 cycle. A pull-up resistor sustains STS signal.
`Initiator Ready. IRDY# is driven High for 1 cycle if bus is idle, and the state is
`sustained by a pull-up resistor.
`Target Ready. When bus is idle, TRDY# is driven High for 1 cycle it bus is idle.
`An external pull-up resistor sustains STS signal.
`Device Select. DEVSEL# is asserted by target to indicate it is ready to accept
`the transaction. HIC decodes address of a transaction to decide the need to
`
`STS 1
`
`STS 1
`
`assert DEVSEL#. As an initiator, HIC waits for 5 cycles to detect assertion of
`DEVSEL# by the target; otherwise HIC terminates with a master abort.
`DEVSEL# is driven High for 1 cycle when bus is idle, and the state is sustained
`by a pull-up resistor.
`Target request to stop transaction. There are 3 cases:
`STOP#, TRDY# & DEVSEL# asserted: disconnect with data transfer
`Only STOP# & DEVSEL# asserted: request initiator to retry later
`Only STOP# asserted: target abort
`STOP# is driven High for 1 cycle when bus is idle, and the state is sustained by
`a pull-up resistor.
`Even parity for 36 bits of AD & C/BE#. PAR is sent one cycle after address or
`data is valid.
`In write transaction, initiator sends PAR one cycle after write data
`is valid.
`In read transaction, target sends PAR one cycle after read data is valid.
`Initiator request lock on target downstream. LOCK# is asserted 1 clock cycle
`after address phase by an initiator wanting to perform an atomic operation that
`take more than one transaction to complete. HIC passes the LOCK# request to
`the secondary PCI bus. HIC does not drive LOCK# or propagate LOCK#
`upstream.
`Chip Select for Type 0 configuration access. During a Type 0 configuration
`transaction, the initiator asserts IDSEL# during the address phase to select HIC.
`HIC responds by asserting DEVSEL#.
`Data Parity Error on all transactions except Special Cycle. PERR# is driven one
`clock cycle after PAR. PERR# is asserted by target during write transactions,
`and by initiator during read transactions.
`System Error. HIC asserts SERR# under the following conditions:
`Address parity error, Secondary bus SERR# asserted,
`Posted write transaction: data parity error on target bus. Posted write transaction discarded,
`Master abort, Target abort
`Delayed read or write transaction discarded, and
`Delayed transaction master timeout.
`Request for bus.
`If a target retry or disconnect is received in response to
`initiating a transaction, HIC deasserts REQ# for at least 2 cycles before
`asserting it again.
`Bus is granted to HIC. HIC can initiate transaction if GNT# is asserted and the
`bus is idle. When HIC is not requesting bus and GNT# is asserted, HIC must
`drive AD, C/BE. and PAR to valid logic levels.
`Input indicating clock status. HIC can request the central clock resource to start,
`speed up or maintain the PCI clock. There are 3 clocking states:
`Clock running, Clock about to stop/slow down, and Clock stopped/slowed.
`PCI Clock. All inputs are sampled on the rising edge of PCICK. Frequency
`
`STOP#
`
`STS 1
`
`PAR
`
`T81
`
`LOCK#
`
`Input
`
`1
`
`IDSEL#
`
`Input
`
`1
`
`PERR#
`
`STS 1
`
`SERR#
`
`OD1
`
`REQ#
`
`T81
`
`GNT#
`
`Input 1
`
`CLKRUN#
`
`l/OD 1
`
`PCICK
`
`Input 1
`
`FIG. 47
`
`Samsung
`
`Ex. 1005 - Page 49
`
`Samsung
`Ex. 1005 - Page 49
`
`
`
`US. Patent
`
`Feb. 5, 2002
`
`Sheet 48 0f 57
`
`US 6,345,330 B2
`
`mamaxEotSac.:mn._mcm_w$35520x020Ewcatmn.lg;
`mammx59:5%.in..956.3535$8@2950lé+Bunion
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`mamax959:0:mn._mc._mfiscegaEmaEEEEQlag
`
`
`
`
`
`mammx95.50.__mn_.mc._w.mzcmhmtax020RaggaIE;
`5:.500ELIE.
`
`
`
`magmamamax
`
`wv.OE
`
`Samsung
`
`Ex. 1005 - Page 50
`
`Samsung
`Ex. 1005 - Page 50
`
`
`
`
`
`US. Patent
`
`Feb. 5, 2002
`
`Sheet 49 0f 57
`
`US 6,345,330 B2
`
`
` !9928.082>xmuse.2mm.aim28829820ton.82>Icozatowmo
`8:828.0238”58.288.8852882098to;82>
`
`222mton.82>8m2x
`
`5.c.mo>._!
`
`39:0mo>..
`
`av.OE
`
`Samsung
`
`Ex. 1005 - Page 51
`
`Samsung
`Ex. 1005 - Page 51
`
`
`
`US. Patent
`
`Feb. 5, 2002
`
`Sheet 50 0f 57
`
`US 6,345,330 B2
`
`
`
`229mtom82>
`
`Samsung
`
`Ex. 1005 - Page 52
`
`Samsung
`Ex. 1005 - Page 52
`
`
`
`US. Patent
`
`5,m.F
`
`m.
`
`M
`
`2B0a,543,6SU
`
`
`m“090:...mE>>mmEmcw5.50
`SEnmcm93$
`Ila!m5.503.598l!m_§m._5
`
`
`
`
`Samsung
`
`Ex. 1005 - Page 53
`
`
`
`m_m:m_woomtEE30:85.:92“.
`
`
`
`
`
`Samsung
`Ex. 1005 - Page 53
`
`
`
`US. Patent
`
`Feb. 5, 2002
`
`Sheet 52 0f 57
`
`US 6,345,330 B2
`
`Signals
`
`stDataInTestDataOut
`
`9
`
`
`
`TestModeSelect
`
`FIG.52
`
`Samsung
`
`Ex. 1005 - Page 54
`
`C
`.94-!
`D.
`'C
`
`UU
`
`)
`G)
`
`
`
`TestPort(JTAG)
`
`Samsung
`Ex. 1005 - Page 54
`
`
`
`US. Patent
`
`Feb. 5, 2002
`
`Sheet 53 0f 57
`
`US 6,345,330 B2
`
`
`L!!g
`3:95230.2%2%wI!25
`
`8km5889.00othazI'l-#mmmn.
`
`3mm_on_camEmmy.3%II00:Emmaao
`535225293...I!3220.
`
`5:93lam-IE!"—
`v.86.onII!3:85
`
`_mcm_mEu
`
`mm.O_n_
`
`Samsung
`
`Ex. 1005 - Page 55
`
`Samsung
`Ex. 1005 - Page 55
`
`
`
`US. Patent
`
`b.eF
`
`f045w
`
`2B033,543,6SU
`
`yvmor.
`
`
`
`5,2955$25£82
`
`2.cmwcmm2E068:23:55é$8586.25:58so:6202?meI!50memEEEIEEIE
`%08226532o:an.IESE
`
`20:an.I!3.5:;F95:96595.95“In£25me
`
`Samsung
`
`Ex. 1005 - Page 56
`
`Samsung
`Ex. 1005 - Page 56
`
`
`
`US. Patent
`
`wF
`
`fim
`
`2B033a543a6SU
`
`"NIMmm0E
`
`2.m5:93lung!"—
`
`Sw_mcm_w59:025....mmonSn..9950!!HNHEOEO
`
`
`
`
`.225385x866a.-351.8I!3050
`
`5,229m050
`
`Samsung
`
`Ex. 1005 - Page 57
`
`Samsung
`Ex. 1005 - Page 57
`
`
`
`US. Patent
`
`Feb. 5, 2002
`
`Sheet 56 0f 57
`
`US 6,345,330 B2
`
`
`
`
`
`o__._.8.85‘5er65:96";EatEmma”be$9ficgw
`
`cesatomoo 229mEwmmiommm
`
`
`Hooccooocw.co_mw_Em:m:DE.85:0bran.uon80.:53%nowwmm:ficmfi
`
`cozowuou
`
`
`
`c269369:5002:o_ww_Ewcg
`
`om.®_u_
`
`Samsung
`
`Ex. 1005 - Page 58
`
`Samsung
`Ex. 1005 - Page 58
`
`
`
`US. Patent
`
`Feb.5,2002
`
`Sheet57 0f57
`
`US 6,345,330 B2
`
`
`00>l'—
`IlES00>l3.x:
`glam.
`
`00300>
`
`44n—020
`
`
`llI.0;020Il
`IEI6500>Ian00>ln_>00>
`
`m0>4020
`
`Samsung
`
`Ex.1005-Page59
`
`
`
`239m59:OwOBSEmuthOQ
`
`Samsung
`Ex. 1005 - Page 59
`
`
`
`
`US 6,345,330 B2
`
`1
`COMMUNICATION CHANNEL AND
`INTERFACE DEVICES FOR BRIDGING
`COMPUTER INTERFACE BUSES
`
`CROSS-REFERENCE TO RELATED
`APPLICATIONS
`
`This application claims any and all benefits as provided
`by law of US. Provisional Application No. 60/083,886 filed
`May 1, 1998 and of US. Provisional Application No.
`60/092,706 filed on Jul. 14, 1998.
`This application is being filed concurrently with the
`application of William W. Y. Chu for “Personal Computer
`Peripheral Console With Attached Computer Module”, filed
`on Sep. 8, 1998 now US. Pat. No. 6,216,185, and incorpo-
`rates the material therein by reference.
`BACKGROUND OF THE INVENTION
`
`The present invention generally relates to computer inter-
`faces. More specifically, the present invention relates to an
`interface channel
`that
`interfaces two computer interface
`buses that operate under protocols that are different from that
`used by the interface channel.
`Interfaces coupling two independent computer buses are
`well known in the art. Ablock diagram of a computer system
`utilizing such a prior art interface is shown in FIG. 1. In FIG.
`1, a primary peripheral component interconnect (PCI) bus
`105 of a notebook PC 100 is coupled to a secondary PCI bus
`155 in a docking system 150 (also referred to as docking
`station 150) through high pin count connectors 101 and 102,
`which are normally mating connectors. The high pin count
`connectors 101 and 102 contain a sufficiently large number
`of pins so as to carry PCI bus signals between the two PCI
`buses without any translation. The main purpose for inter-
`facing the two independent PCI buses is to allow transac-
`tions to occur between a master on one PCI bus and a target
`on the other PCI bus. The interface between these two
`
`i