Download Docs
Export

METHOD OF CALCULATING A PARASITIC LOAD IN A SEMICONDUCTOR INTEGRATED CIRCUIT

08/688,736 | U.S. Patent Application

Interested in this case?

Request a Demo Track this case, and find millions of cases like it, let us show you how.
Location FILE REPOSITORY (FRANCONIA)
Filed July 31, 1996
Examiner ANDREW S ROBERTS
Class 364
Art Group 2763
Patent No. 5,847,967
Case Type Utility - 364/489000
Status Patented Case
Child 195046/1995
Last Updated: 4 years, 6 months ago
Date # Transaction