- All Courts
- Federal Courts
- Bankruptcies
- PTAB
- ITC
Filters
Like full text docket searches?
Get docket alerts, perform legal research, get updates of major decisions and orders, use our advanced analytics, and more. Request a Demo or create your account.
Date Filed
Dollars
Find cases based on dollar amount with searches like:
$100k-$10M.
Read the details here.
Displaying 309-323 of
819 results
ELECTRONIC DEVICE HAVING A TRIMMING POSSIBILITY AND AT LEAST ONE S...
Docket
10/238,940,
U.S. Patent Application
(Sept. 10, 2002)
|
|
Cite Docket
INTEGRATED MEMORY DEVICE, METHOD OF OPERATING AN INTEGRATED ME...
Docket
10/262,172,
U.S. Patent Application
(Oct. 1, 2002)
|
|
Cite Docket
PROCESS FOR PRODUCING CONTACT HOLES ON A METALLIZATION STRUCTU...
Docket
10/223,649,
U.S. Patent Application
(Aug. 19, 2002)
|
|
Cite Docket
SEMICONDUCTOR DEVICE HAVING CAVITIES WITH SUBMICROMETER DIMENS...
Docket
10/230,753,
U.S. Patent Application
(Aug. 29, 2002)
|
|
Cite Docket
BIS-O-AMINOPHENOL DERIVATIVES, POLY-O-HYDROXYAMIDES, AND POLYB...
Docket
10/244,839,
U.S. Patent Application
(Sept. 16, 2002)
|
|
Cite Docket
TEST WAFER AND METHOD FOR PRODUCING THE TEST WAFER
Docket
10/268,203,
U.S. Patent Application
(Oct. 10, 2002)
|
|
Cite Docket
PROCESS FOR ETCHING A METAL LAYER SYSTEM
Docket
10/267,335,
U.S. Patent Application
(Oct. 9, 2002)
|
|
Cite Docket
METHOD FOR REPLACING DEFECTIVE MEMORY CELLS IN DATA PROCESSING...
Docket
10/253,465,
U.S. Patent Application
(Sept. 24, 2002)
|
|
Cite Docket
METHOD FOR REWIRING PADS IN A WAFER-LEVEL PACKAGE
Docket
10/247,575,
U.S. Patent Application
(Sept. 19, 2002)
|
|
Cite Docket
APPARATUS FOR MEASURING PARASITIC CAPACITANCES ON AN INTEGRATE...
Docket
10/234,079,
U.S. Patent Application
(Sept. 3, 2002)
|
|
Cite Docket
INTEGRATED MEMORY WITH MEMORY CELLS IN A PLURALITY OF MEMORY CE...
Docket
10/217,936,
U.S. Patent Application
(Aug. 13, 2002)
|
|
Cite Docket
DIGITAL MEMORY CIRCUIT AND METHOD OF MANUFACTURING THE CIRCUIT
Docket
10/237,410,
U.S. Patent Application
(Sept. 9, 2002)
|
|
Cite Docket
METHOD FOR TESTING INTEGRATED SEMICONDUCTOR MEMORY DEVICES
Docket
10/245,626,
U.S. Patent Application
(Sept. 17, 2002)
|
|
Cite Docket
EVALUATION CONFIGURATION FOR SEMICONDUCTOR MEMORIES
Docket
10/244,258,
U.S. Patent Application
(Sept. 16, 2002)
|
|
Cite Docket
PHOTOSENSITIVE FORMULATION FOR BUFFER COATINGS, FILM CONTAINING...
Docket
10/244,257,
U.S. Patent Application
(Sept. 16, 2002)
|
|
Cite Docket
