`571-272-7822
`
`
`
`
`IPR2014-00418, Paper No. 27
`June 2, 2015
`
`UNITED STATES PATENT AND TRADEMARK OFFICE
`____________
`
`BEFORE THE PATENT TRIAL AND APPEAL BOARD
`____________
`
`TOSHIBA CORPORATION, TOSHIBA AMERICA, INC.,
`TOSHIBA AMERICA ELECTRONIC COMPONENTS, INC., and
`TOSHIBA AMERICA INFORMATION SYSTEMS, INC.,
`Petitioner,
`
`v.
`
`INTELLECTUAL VENTURES II, LLC,
`Patent Owner.
`____________
`
`Case IPR 2014-00418
`Patent 5,500,819
`____________
`
`Held: May 6, 2015
`____________
`
`
`
`
`
`BEFORE: JACQUELINE WRIGHT BONILLA, TREVOR M.
`JEFFERSON, and DAVID C. McKONE, Administrative Patent
`Judges.
`
`
`
`The above-entitled matter came on for hearing on Wednesday, May 6,
`2015, commencing at 1:15 p.m., at the U.S. Patent and Trademark
`Office, 600 Dulany Street, Alexandria, Virginia.
`
`
`
`
`
`Case IPR 2014-00418
`Patent 5,500,819
`
`
`
`
`APPEARANCES:
`
`ON BEHALF OF THE PATENT OWNER:
`
`
`LORI A. GORDON, ESQUIRE
`
`
`CHRISTIAN CARMARCE, ESQUIRE
`
`
`Sterne, Kessler, Goldstein, Fox
`
`
`1100 New York Avenue, N.W.
`
`
`Washington, D.C. 20005
`
`
`
`ON BEHALF OF THE PETITIONER:
`
`
`KEVIN HAMILTON, ESQUIRE
`
`
`GIANNI MINUTOLI, ESQUIRE
`
`
`GERALD T. SEKIMURA, ESQUIRE
`
`
`DLA Piper LLP
`
`
`One Fountain Square
`
`
`11911 Freedom Drive
`
`
`Suite 300
`
`
`Reston, Virginia 20190
`
`
`
`
` 2
`
`
`
`
`
`
`
`Case IPR 2014-00418
`Patent 5,500,819
`
`
`
`
`
`
`
`
`
` P R O C E E D I N G S
`
`- - - - -
`
`JUDGE JEFFERSON: Good afternoon. We are here for
`
`IP2014-00418 in the matter of Toshiba, et al., versus Intellectual
`
`Ventures. I will quickly let you know that we have a new judge with
`
`us on panel, Jacqueline Wright Bonilla is here with us today. Judge
`
`Turner had a sudden illness and was unable to make the hearing, but
`
`we will certainly proceed and go forward on all the issues. If you give
`
`us a quick moment, I want to make sure I'm all up to speed here.
`
`1
`
`2
`
`3
`
`4
`
`5
`
`6
`
`7
`
`8
`
`9
`
`10
`
`And the parties have an hour per side. You have been here
`
`11
`
`before. And so if you will reserve your time, petitioner, at the end for
`
`12
`
`rebuttal, please let us know and we'll let you know how close you are.
`
`13
`
`And I'll say that the patent owner has an hour reserved as well. I will
`
`14
`
`try to use the marker. If not, I will let you know. But I think we are
`
`15
`
`ready to start when you are.
`
`16
`
`MR. HAMILTON: Good afternoon, Your Honors. Would
`
`17
`
`you like a paper copy?
`
`18
`
`19
`
`20
`
`21
`
`JUDGE JEFFERSON: I actually will take a paper copy.
`
`MR. HAMILTON: May I approach?
`
`JUDGE JEFFERSON: Yes, please.
`
`MR. HAMILTON: Good afternoon. My name is Kevin
`
`22
`
`Hamilton from DLA Piper on behalf of petitioner, Toshiba
`
`23
`
`Corporation. With me is Gianni Minutoli, who is the lead counsel in
`
`24
`
`this matter, and also with me is Gerald Sekimura, both from DLA
`
` 3
`
`
`
`
`
`
`
`Case IPR 2014-00418
`Patent 5,500,819
`
`Piper. I would like to reserve 20 minutes of rebuttal time, if that's
`
`okay.
`
`JUDGE JEFFERSON: Okay. And you may begin.
`
`MR. HAMILTON: So pulling up the slides here of the
`
`petitioner's demonstratives and I want to look at slide number 2.
`
`Slide 2 reminds us that the Board instituted this trial on the grounds
`
`that the petitioner has a reasonable likelihood of showing claims 1
`
`through 11 and 17 through 19 of the '819 patent are obvious over the
`
`combination of three prior art references by the same inventor, the
`
`1
`
`2
`
`3
`
`4
`
`5
`
`6
`
`7
`
`8
`
`9
`
`10
`
`Ogawa '577 reference, the Ogawa '045, and the Japanese Ogawa
`
`11
`
`application ending in '832.
`
`12
`
`Before I turn to slide 3, I want to give you an overview of
`
`13
`
`what I hope to do today. First, I would like to review the disclosure of
`
`14
`
`the '819 patent so that we all are talking about the same thing and to
`
`15
`
`briefly review some context building comments that were made
`
`16
`
`during the prosecution by the applicant. I would like to review the
`
`17
`
`claims of the patent, because as we all know, to determine the scope
`
`18
`
`of the patent, the court looks at the claims. I want to look at the patent
`
`19
`
`owner's argument which hinges completely upon convincing this
`
`20
`
`panel to read limitations of a preferred embodiment into the claim.
`
`21
`
`And finally, I would like to look at the Ogawa references to see how
`
`22
`
`their combination renders the challenged claims of the '819 patent
`
`23
`
`obvious.
`
`24
`
`Go ahead and turn to slide 3. Here in slide 3 we are looking
`
`25
`
`at a portion excerpts of the '819 patent specification. The '819 patent
`
` 4
`
`
`
`
`
`
`
`Case IPR 2014-00418
`Patent 5,500,819
`
`discloses "circuit systems and methods for improving page access and
`
`blocked transfers in a memory system." It's the title of the patent. It's
`
`also the first sentence of the specification. The specification discloses
`
`circuitry intended to improve page accesses and blocked transfers.
`
`As shown in the underlying sections on the left-hand side of
`
`slide 3, the specification discloses some well-known circuit elements
`
`such as an array of memory cells, address to code circuitry, sense
`
`amplifiers and even though it's not shown here, also control circuitry.
`
`The background section of the specification confirms that
`
`1
`
`2
`
`3
`
`4
`
`5
`
`6
`
`7
`
`8
`
`9
`
`10
`
`memory arrays, address decoding circuity, sense amplifiers and
`
`11
`
`controllers were all well known in the art at the time the '819 patent
`
`12
`
`application was filed.
`
`13
`
`We turn to slide 4, in the underlying portion on the left-hand
`
`14
`
`side we have an excerpt from the '819 patent specification. The
`
`15
`
`underlying portion shows that the memory disclosed in the '819
`
`16
`
`specification also discloses -- also contains at least two sets of
`
`17
`
`latching circuitry that are coupled to the master sense amplifiers.
`
`18
`
`Each of the disclosed memory elements is shown in the embodiment
`
`19
`
`depicted in the Figure 2 of the '819 patent which is shown on slide 5.
`
`20
`
`Here on slide 5, we see Figure 2 from the '819 patent. We
`
`21
`
`see a conventional end-by-end array of memory cells, a conventional
`
`22
`
`row decoder 205 up on the top left, on the left of the memory array.
`
`23
`
`On the bottom we see a conventional column decoder labeled 213.
`
`24
`
`We see below the memory array are conventional sense amplifiers
`
` 5
`
`
`
`
`
`
`
`Case IPR 2014-00418
`Patent 5,500,819
`
`coupled with the bit lines and memory array. And we see a sort of
`
`control circuitry scattered around the figure.
`
`So Figure 2 also shows two banks of slave sense amplifiers,
`
`and those are shown in Figure 5 within the red box annotations. And
`
`one of the issues we are here to discuss today is whether or not those
`
`two banks of slave sense amplifiers 210 and 211 were, in fact, novel.
`
`The prosecution history shows that having banks of latching
`
`circuits coupled with sense amplifiers are not novel and the examiner
`
`rejected the claims as originally filed over the Kanbara reference that
`
`1
`
`2
`
`3
`
`4
`
`5
`
`6
`
`7
`
`8
`
`9
`
`10
`
`discloses the same circuit elements.
`
`11
`
`However, in an office action that rejected the claims, the
`
`12
`
`examiner noted that, quote, the prior art does not disclose reading a
`
`13
`
`section of the cell array selected by a row decoder into a slave sense
`
`14
`
`amps through master sense amps and shifting and writing the same
`
`15
`
`data into another section of the array.
`
`16
`
`During prosecution, the applicant embraced the examiner's
`
`17
`
`words and actually repeated them in the applicant's response to the
`
`18
`
`office action, as we see on slide 6. Slide 6 shows an excerpt of the
`
`19
`
`applicant's remarks made during the prosecution. It's very important
`
`20
`
`to understand what is said here and what is not. The applicant
`
`21
`
`endorsed the examiner's assertion that the prior art of record in the
`
`22
`
`examination doesn't disclose two things. And those two things are
`
`23
`
`shown here in the underlying section of slide 6. The first two lines
`
`24
`
`show that the applicant and the examiner agreed that the prior art does
`
`25
`
`not disclose reading data from cell array into slave sense amps
`
` 6
`
`
`
`
`
`
`
`Case IPR 2014-00418
`Patent 5,500,819
`
`through the master sense amplifiers. And in the second portion
`
`shifting and writing the same data into another section of the array
`
`through the master sense amplifiers. That's it. That's what was
`
`agreed.
`
`Here what the examiner did was he signaled to the applicant
`
`that the claims can be drafted relatively broadly because all they had
`
`to recite to escape anticipation by the prior are record in the
`
`examination was that the same data that is read from the array be
`
`written back to the array through the same sense amplifiers, through
`
`1
`
`2
`
`3
`
`4
`
`5
`
`6
`
`7
`
`8
`
`9
`
`10
`
`the master sense amplifiers.
`
`11
`
`As the underlying passage notes, data can be shifted before
`
`12
`
`sending it back to the array. To avoid the prior art, the applicant didn't
`
`13
`
`have to limit how the data was written back to memory, where it must
`
`14
`
`go or what path it must take on the way back to the array. The only
`
`15
`
`limitation is that the same data be written back to memory. That is
`
`16
`
`how the applicant drafted the claims, as we'll see in the next couple of
`
`17
`
`slides.
`
`18
`
`However, the point is if the applicant wanted the challenged
`
`19
`
`claims to include the limitation that data be transferred from the
`
`20
`
`master sense amplifiers to a specific slave sense amplifier and then
`
`21
`
`from that specific slave sense amplifier directly back to the array, the
`
`22
`
`applicant could have drafted the claims that way. They didn't. Instead
`
`23
`
`they chose to draft the challenged claims as broadly as the examiner
`
`24
`
`indicated would be allowable. Let's look at an example in claim 1 on
`
` 7
`
`25
`
`slide 7.
`
`
`
`
`
`
`
`Case IPR 2014-00418
`Patent 5,500,819
`
`
`1
`
`2
`
`3
`
`4
`
`5
`
`6
`
`7
`
`8
`
`9
`
`So on slide 7, claim 1 recites memory array, addressing
`
`circuitry, master read/write circuity, first and second slave circuity,
`
`control circuitry. Claim control circuitry is operable. The control
`
`sensing by the master read/write circuitry. Control the transfer of
`
`sense data when the master read/write circuitry to a selected one of the
`
`first and second slave circuitry.
`
`Most important is the last clause which is underlined here on
`
`the bottom left of slide 7. This is the writing clause. The writing
`
`clause uses the broad language that was endorsed by the examiner.
`
`10
`
`The writing clause requires only that the control circuitry, control
`
`11
`
`writing of said data through the master read/write circuitry to a second
`
`12
`
`row in the array.
`
`13
`
`I'll highlight for those of you that can see it, this portion here
`
`14
`
`on lines -- well, in the last clause. The writing clause of claim 1
`
`15
`
`where it says writing of said data, and my highlighting is not very
`
`16
`
`straight. But that's the portion that I have highlighted.
`
`17
`
`So this is the broad scope that was defined, that was
`
`18
`
`identified by the examiner. If we look back actually at claim 6 or
`
`19
`
`slide 6, excuse me, and we see here and I'll highlight here on the third
`
`20
`
`line that is underlined, the portion that says the same data, writing the
`
`21
`
`same data.
`
`22
`
`JUDGE JEFFERSON: So counsel, I don't think patent
`
`23
`
`owner disputes that it's the same data. The issue seems to be whether
`
`24
`
`it's the same or different slave/latch circuitry that's at issue. So
`
` 8
`
`
`
`
`
`
`
`Case IPR 2014-00418
`Patent 5,500,819
`
`turning to slide 7, is it your position that the same latch circuitry is not
`
`required or cited as a limitation in the claim?
`
`MR. HAMILTON: That's my position. The claim language
`
`is clear. All that is required is that the writing of the data has to be
`
`controlled so that it's written to the memory array through the master
`
`slave -- the master sense amplifiers. That's all the claim requires. It
`
`doesn't say anything about the data having to be written directly from
`
`the same slave sense amplifiers back to the array.
`
`JUDGE JEFFERSON: So if I look at the clause before the
`
`1
`
`2
`
`3
`
`4
`
`5
`
`6
`
`7
`
`8
`
`9
`
`10
`
`control transfer of said data from said master read/write circuitry to a
`
`11
`
`selected one of said first and second slave circuitry, do you agree with
`
`12
`
`patent owner that that clause limitation requires it to be stored in this
`
`13
`
`particular location?
`
`14
`
`MR. HAMILTON: Yes. The control transfer of said data
`
`15
`
`clause requires a choice between first slave circuit or second slave
`
`16
`
`circuit and the data stored in one of those. But the next clause just
`
`17
`
`says the data, whatever that data was --
`
`18
`
`19
`
`JUDGE JEFFERSON: The same data.
`
`MR. HAMILTON: Has to be the same data, then that data,
`
`20
`
`that same data has to be written back to the array. But the claim says
`
`21
`
`nothing about the path that the data has to take on the way.
`
`22
`
`This claim, the way that it's written is broad enough so that
`
`23
`
`the data can be written to another slave sense amplifier and then
`
`24
`
`written back to the array through the master sense amplifier.
`
` 9
`
`
`
`
`
`
`
`Case IPR 2014-00418
`Patent 5,500,819
`
`
`1
`
`2
`
`3
`
`4
`
`5
`
`6
`
`7
`
`8
`
`9
`
`JUDGE McKONE: Is there any disclosure in the
`
`specification of that happening?
`
`MR. HAMILTON: There is not.
`
`JUDGE McKONE: So you agree that the only description --
`
`MR. HAMILTON: I'm sorry. Let me take that back. So
`
`what there is, and we are going to discuss this later with respect to
`
`claim 17 and 18, claim 17 recites similar language even though it's a
`
`little bit broader. But in claim 17, the data is written to a bank of
`
`slave sense amplifiers. And then the data is then shifted to different
`
`10
`
`slave sense amplifiers through different sets, a different set of slave
`
`11
`
`sense amplifiers and then written from those slave sense amplifiers
`
`12
`
`back to the array through the master sense amplifier.
`
`13
`
`So, yes, there is a disclosure in the specification that the data
`
`14
`
`transfer does not have to be direct from the selected one of the pair of
`
`15
`
`slave sense amplifiers back to the array.
`
`16
`
`17
`
`JUDGE McKONE: So this is disclosure that's in claim 17?
`
`MR. HAMILTON: It's a combination of 17 and 18. The
`
`18
`
`shifting process is claimed in claim 18.
`
`19
`
`JUDGE McKONE: Is there any disclosure in the written
`
`20
`
`description portion of the specification?
`
`21
`
`MR. HAMILTON: So the written description portion of the
`
`22
`
`specification is a very detailed description of one transfer that does
`
`23
`
`something a little bit different where the data is transferred from
`
`24
`
`memory to the master sense amplifier, from the master sense amplifier
`
`25
`
`to one of the selected two, the selected one of the two slave sense
`
` 10
`
`
`
`
`
`
`
`Case IPR 2014-00418
`Patent 5,500,819
`
`amplifiers and then from the selected slave sense amplifiers back to
`
`the memory through the master sense amplifiers. That is the
`
`description of the data transfer that is in the specification. And this
`
`is --
`
`JUDGE McKONE: There's only one example given?
`
`There's not a second example? I just want to make sure I understand
`
`the full scope of the specification.
`
`MR. HAMILTON: So column 8 of the specification also
`
`discloses the shifting operation. So there is an alternative that shows
`
`1
`
`2
`
`3
`
`4
`
`5
`
`6
`
`7
`
`8
`
`9
`
`10
`
`shifting before data is moved back.
`
`11
`
`12
`
`JUDGE McKONE: Okay.
`
`MR. HAMILTON: So the patent owner, looking again here
`
`13
`
`at slide 7, wants you to read this writing clause to require an
`
`14
`
`additional circuitry. The patent owner wants you to read the last
`
`15
`
`clause to contain an additional limitation. After the controlling --
`
`16
`
`control writing of said data portion -- after the word "data" in the
`
`17
`
`final -- in the writing clause of claim 1, the patent owner wants you to
`
`18
`
`insert language so that the claim reads -- it's the same up there.
`
`19
`
`Control writing of said data, but then between data and through, the
`
`20
`
`patent owner wants you to insert from said selected one of said first
`
`21
`
`and second slave circuitry directly, and then it picks up, through said
`
`22
`
`master read/write circuitry to a second said row of said array. In other
`
`23
`
`words, the patent owner wants you to read a very specific limitation
`
`24
`
`that is simply not recited in the claims.
`
` 11
`
`
`
`
`
`
`
`Case IPR 2014-00418
`Patent 5,500,819
`
`
`1
`
`2
`
`3
`
`4
`
`5
`
`6
`
`7
`
`8
`
`9
`
`Independent claim 7 recites the same language as here in
`
`claim 1 and the same argument applies. Let's go ahead and look at
`
`claim 17 in slide 8. Claim 17 recites method steps that correspond to
`
`the elements that were recited in claim 1, including selecting a row in
`
`the array, sensing read data with master sense amplifiers, latching the
`
`sense data in a bank of slave sense amplifiers and then writing the
`
`data to different cells in the array through the master sense amplifier.
`
`In the writing step, which is underlined here at the end of
`
`claim 17 in the middle of the left-hand side of slide 8, the applicant
`
`10
`
`drafted the claims according to the broad language that was endorsed
`
`11
`
`by the examiner. But what we have to recognize is that claim 17 is
`
`12
`
`even broader than claims 1 and 7. Claims 1 and 7 recite separate first
`
`13
`
`and second banks of slave sense amplifiers. But here claim 17 only
`
`14
`
`recites a bank of slave sense amplifiers.
`
`15
`
`It's in the latching. The A bank of slave sense amplifiers
`
`16
`
`recitation is in the latching element which is the second-to-last
`
`17
`
`element of the claim. As we all know, a bank of slave sense
`
`18
`
`amplifiers should be interpreted to mean one or more banks of slave
`
`19
`
`sense amplifiers. In contrast, the embodiment shown in figure 2 and
`
`20
`
`described in the specification has two banks of slave sense amplifiers.
`
`21
`
`I'll point you back to slide 5, and here on slide 5 we are
`
`22
`
`looking at Figure 2 of the '819 patent specification. Here, clearly
`
`23
`
`shown and described in specification, are two banks of slave sense
`
`24
`
`amplifiers. So I'm going to go back to slide 8. This limitation of two
`
`25
`
`or more or of two slave sense amplifiers is not in claim 17. Claim 17
`
` 12
`
`
`
`
`
`
`
`Case IPR 2014-00418
`Patent 5,500,819
`
`is demonstrably broader than the embodiment in the specification and
`
`depicted in Figure 2 and therefore, claim 17 is not limited to the
`
`disclosed embodiment.
`
`The claim language of the claim requires that the data be
`
`written to different cells in an array through the master sense
`
`amplifiers. The claim as drafted allows the data latched and the slave
`
`sense amplifiers to be written to a different set of slave sense
`
`amplifiers and written from the different set of slave sense amplifiers
`
`through the master sense amplifiers and to the array.
`
`1
`
`2
`
`3
`
`4
`
`5
`
`6
`
`7
`
`8
`
`9
`
`10
`
`As I discussed before, this is exactly what happens in claim
`
`11
`
`18. Claim 18 as shown in the bottom left of slide 8 recites the method
`
`12
`
`of claim 17 wherein the writing step comprises shifting the data
`
`13
`
`within the slave sense amplifiers from the first selected set of slave
`
`14
`
`sense amplifiers to a second selected set of slave amplifiers and then
`
`15
`
`writing the data from the second set of slave amplifiers back to the
`
`16
`
`array. Therefore, claim 18 tells us that the data is latched in the bank
`
`17
`
`of slave sense amplifiers and the data can be moved before it is
`
`18
`
`written through the master slave sense amplifiers and back to the
`
`19
`
`array.
`
`20
`
`This is where Dr. Huber's argument falls apart. Dr. Huber
`
`21
`
`argues that the '819 patent improves page accesses and blocked
`
`22
`
`transfers using the same bank of slave sense amplifiers and he always
`
`23
`
`emphasized the word "same" because an intermediate transfer through
`
`24
`
`a different bank of slave sense amplifiers would cause unwanted
`
`25
`
`delay, thereby thwarting the purported advantages of the invention.
`
` 13
`
`
`
`
`
`
`
`Case IPR 2014-00418
`Patent 5,500,819
`
`
`Claim 18 tells us that putting another register or even more
`
`than one register in the path that the data takes back to the array just
`
`doesn't matter.
`
`Let's turn to --
`
`JUDGE JEFFERSON: Counsel, does the written
`
`description describe the transfer, the latching shift transfer method
`
`that is claimed in claim 18?
`
`MR. HAMILTON: It does. It's in column 8, I think. Yes, it
`
`describes an alternative -- it's on lines 1 through 13 of column 8.
`
`1
`
`2
`
`3
`
`4
`
`5
`
`6
`
`7
`
`8
`
`9
`
`10
`
`There's an alternative transfer in which the data is shifted.
`
`11
`
`So looking at slide 9, slide 9 outlines the patent owner's
`
`12
`
`argument. The patent owner attempts to read the limitation -- a
`
`13
`
`limitation that was clearly disclosed in an embodiment into the claims.
`
`14
`
`Patent owners argues that the limitation is the very thing that gives the
`
`15
`
`patented invention its advantage even though neither that advantage or
`
`16
`
`the limitation is recited in the claims. Patent owner concludes that
`
`17
`
`this limitation must be read into the claims because the limitation is
`
`18
`
`the basis of the purported advantage.
`
`19
`
`Specifically, the patent owner argues the advantage of
`
`20
`
`efficient blocked move/copies provided by the patented invention is
`
`21
`
`provided "using the same bank of slave circuitry" to write the data
`
`22
`
`back to memory. And again, they emphasize same with bold and
`
` 14
`
`23
`
`italics.
`
`
`
`
`
`
`
`Case IPR 2014-00418
`Patent 5,500,819
`
`
`1
`
`2
`
`3
`
`4
`
`5
`
`6
`
`7
`
`8
`
`9
`
`There's three issues with this. First, the specification never
`
`credits the use of the same slave circuitry with providing any
`
`advantage. That's just something that Dr. Huber cooked up.
`
`Second, it's not even true. The patent owner's slides 4 and 5
`
`help us to see why. Let me show you patent owner's slide 5. I have
`
`brought up patent owner's slide 5. Are you looking at that, Judge
`
`McKone?
`
`JUDGE McKONE: Yes.
`
`MR. HAMILTON: So patent owner's slide 5 recites -- sorry
`
`10
`
`about that. Technical difficulties. Patent owner's slide 5 cites a
`
`11
`
`portion of the '819 patent specification, in particular column 2, lines
`
`12
`
`40 through 80. So there's an underlying portion shown here and I'll
`
`13
`
`just read it. It says, In the speed of presently available bit block
`
`14
`
`transferring systems is limited by the fact that such systems move or
`
`15
`
`copy data from one address space to another address space in memory
`
`16
`
`on a byte or word basis.
`
`17
`
`So what the specification is saying here is that prior to the
`
`18
`
`'819 patent, you had -- to perform a bit block transfer, you had a
`
`19
`
`memory array and you had to perform full memory reads followed by
`
`20
`
`full memory writes and repeat those reads and writes successfully in
`
`21
`
`order to achieve a bit block transfer. Reading the data all the way out
`
`22
`
`of the array is time consuming.
`
`23
`
`And so the specification goes on. It says, thus, the need has
`
`24
`
`arisen for improved circuits, systems and methods for implementing
`
`25
`
`bit block transfers. In particular, such methods, systems and circuits
`
` 15
`
`
`
`
`
`
`
`Case IPR 2014-00418
`Patent 5,500,819
`
`should be applicable to the movement and/or copying of pixel data --
`
`and here is the important part -- within the frame buffer of a display
`
`system. Within the frame buffer, the data in order to achieve better bit
`
`block transfers, you move the data within the system rather than pull
`
`the data all the way back out and move it back in.
`
`If we look at the previous slide, slide 4 of the patent owner's
`
`demonstratives, we are looking here at the title page of the '819 patent
`
`and there's a figure here that shows the frame buffer they are talking
`
`about. The frame buffer is labeled 104.
`
`1
`
`2
`
`3
`
`4
`
`5
`
`6
`
`7
`
`8
`
`9
`
`10
`
`Now, in the old methodology bit block transfers required
`
`11
`
`data to be moved all the way outside the frame buffer and all the way
`
`12
`
`back in, one byte or one word at a time.
`
`13
`
`The frame buffer shown here contains the memory array,
`
`14
`
`contains the master sense amplifiers, contains the slave sense
`
`15
`
`amplifiers and everything else. And so if I look back here at the next
`
`16
`
`page, at slide 5 of patent owner's demonstratives, really what they did
`
`17
`
`was they kept the transfer internal. It was within the same buffer.
`
`18
`
`There's no requirement here that moving the data within the same --
`
`19
`
`within the frame buffer requires the use of the same slave sense
`
`20
`
`amplifier circuitry.
`
`21
`
`So the third issue with the patent owner's argument is that
`
`22
`
`patent owner's advantage argument is simply irrelevant. I'm going to
`
`23
`
`slide back to slide 9 of the petitioner's demonstratives. So the federal
`
`24
`
`circuit has said that when analyzing the enabled scope of a claim, the
`
`25
`
`teachings of the specification must not be ignored because claims are
`
` 16
`
`
`
`
`
`
`
`Case IPR 2014-00418
`Patent 5,500,819
`
`to be given their broadest reasonable interpretation that is consistent
`
`with the specification.
`
`However, the federal circuit has also said that, quote, that
`
`claims are interpreted in light of the specification does not mean that
`
`everything in the specification must be read into the claims. The
`
`federal circuit has held that it is improper to read limitations from a
`
`preferred embodiment described in the specification, even if it is the
`
`only embodiment, into the claims absent the clear indication in the
`
`intrinsic record the patentee intended the claim to be so limited.
`
`1
`
`2
`
`3
`
`4
`
`5
`
`6
`
`7
`
`8
`
`9
`
`10
`
`There's no evidence whatsoever in the record the patentee
`
`11
`
`intended to limit the claims, the challenged claims to the embodiment
`
`12
`
`shown in Figure 2 and described in the specification. Therefore, even
`
`13
`
`if the advantage is provided by using the same slave sense amplifiers,
`
`14
`
`the argument is irrelevant because the limitation is not recite in the
`
`15
`
`claims.
`
`16
`
`With all this in mind, let's go ahead and turn to slide 10 and
`
`17
`
`look at how the Ogawa references render the challenged claims
`
`18
`
`obvious.
`
`19
`
`Slide 10 shows Figure 2 of Ogawa '577 on the left and on
`
`20
`
`the right we see claims 1 and 17 recite having an array of volatile
`
`21
`
`memory cells organized in rows and columns, the rows associated
`
`22
`
`with word lines and the columns associated with the bit line. It's not
`
`23
`
`disputed that Ogawa '577 discloses the memory array as shown at the
`
`24
`
`intersections of the row and bit lines in Figure 2.
`
` 17
`
`
`
`
`
`
`
`Case IPR 2014-00418
`Patent 5,500,819
`
`
`1
`
`2
`
`3
`
`4
`
`5
`
`6
`
`7
`
`8
`
`9
`
`In slide 11, slide 11 shows Figure 6 of Ogawa '577 on the
`
`left and the addressing circuitry in selecting the row elements of
`
`claims 1 and 17, respectively, on the right. I don't think there's any
`
`argument Ogawa '577 does not disclose these elements.
`
`Moving on to slide 12, slide 12 shows the master read/write
`
`circuitry and sensing the bit lines elements of claims 1 through 17
`
`respectively. Again, there's no controversy.
`
`Slide 13. Slide 13 contains the first slave circuitry and
`
`second slave circuitry elements that are unique to claim 1. The '819
`
`10
`
`patent refers to slave sense circuitry as latching circuits. I don't
`
`11
`
`believe there's any argument the Ogawa '577 reference does not
`
`12
`
`disclose first and second slave circuitry.
`
`13
`
`On slide 14 we see Figure 2 of Ogawa '577 on the left,
`
`14
`
`transfer gates 21 and 22 shown within the red rectangle annotation.
`
`15
`
`On the right we see the claim 1 element that reads, Control circuitry
`
`16
`
`for controlling exchange of data between said master read/write
`
`17
`
`circuitry and said first and second slave circuitry.
`
`18
`
`Transfer gates 21 and 22 are circuits for controlling the
`
`19
`
`exchange of data between the master read/write circuitry and the first
`
`20
`
`and second slave circuitry shown there on the left of Figure 2 in the
`
`21
`
`form of shift registers. This is not disputed.
`
`22
`
`The transfer gates 21 and 22 are switched by the control
`
`23
`
`signals that are shown driving the gate and puts in the transistors
`
`24
`
`forming transfer gates 21 and 22 within the red box annotation. This
`
`25
`
`is not disputed. One of ordinary skill in the art would have
`
` 18
`
`
`
`
`
`
`
`Case IPR 2014-00418
`Patent 5,500,819
`
`understood that control circuitry was required to generate those
`
`control circuits, those control signals. To enable the correct transfer
`
`of data between the sense amplifiers and the shift registers, that is not
`
`disputed.
`
`What is disputed is this. Page 36 of patent owner's response
`
`reads, Toshiba's inherency argument fails because the recited control
`
`circuitry can be outside of the Ogawa memory system. To support
`
`this argument, patent owner arbitrarily draws a box around Figure 2 of
`
`Ogawa '577, draws control circuitry outside that box and argues that
`
`1
`
`2
`
`3
`
`4
`
`5
`
`6
`
`7
`
`8
`
`9
`
`10
`
`the box drawing exercise proves their point. However, there's no
`
`11
`
`limitation in the claim that requires that the control circuitry be within
`
`12
`
`any specific boundary of the memory system.
`
`13
`
`Control circuitry for controlling the exchange of data must
`
`14
`
`exist and must be part of the overall system. And also, since Ogawa
`
`15
`
`'577 would not function without the recited control circuitry, the
`
`16
`
`control circuitry must be within the overall system.
`
`17
`
`18
`
`
`
`JUDGE McKONE: Now, is your argument limited to
`
`19
`
`inherency here or did you also argue that the placement in the circuit,
`
`20
`
`should we require it to be within the boundaries that patent owner
`
`21
`
`would draw, it nevertheless would have been obvious to put this
`
`22
`
`circuitry in those boundaries?
`
`23
`
`MR. HAMILTON: The latter. We argue that it nevertheless
`
`24
`
`would have been obvious to put the control circuitry within the
`
` 19
`
`25
`
`boundaries.
`
`
`
`
`
`
`
`Case IPR 2014-00418
`Patent 5,500,819
`
`
`1
`
`2
`
`3
`
`4
`
`5
`
`6
`
`7
`
`8
`
`9
`
`10
`
`11
`
`12
`
`JUDGE McKONE: Could you show me where that is in the
`
`petition, please.
`
`MR. HAMILTON: So it's stated here in paragraph 23 of
`
`Mr. Murphy's declaration that accompanied the petition.
`
`JUDGE McKONE: Is it in the petition itself?
`
`MR. HAMILTON: It's in the petition on page 16. So the
`
`idea that the control circuitry would be within that particular argument
`
`is not made in the petition because -- it was made implicitly in the
`
`petition because we said that it was inherent. But the idea --
`
`JUDGE McKONE: Inherency is different than obviousness.
`
`MR. HAMILTON: That's correct.
`
`JUDGE McKONE: I see in the petition here where you
`
`13
`
`cited me is inherency.
`
`14
`
`MR. HAMILTON: So in the petition on -- if you don't
`
`15
`
`mind, we would like to take a moment. My co-counsel will take a
`
`16
`
`moment to look at it. Can we return to this?
`
`17
`
`JUDGE McKONE: That's fine with me. However you want
`
`18
`
`to handle it.
`
`19
`
`20
`
`MR. HAMILTON: Thank you. Appreciate it.
`
`So let's turn to slide 15. Slide 15 we see Figure 2 of Ogawa
`
`21
`
`'577 on the left. On the right we see limitation of control circuitry,
`
`22
`
`control sensing by the master read/write circuitry. Figure 2 of Ogawa
`
`23
`
`'577 has a bank of master sense amps 101 through 108. And one of
`
`24
`
`ordinary skill in the art would understand that control circuitry is
`
`25
`
`required to synchronize the operation of the sense amps with the
`
` 20
`
`
`
`
`
`
`
`Case IPR 2014-00418
`Patent 5,500,819
`
`memory array in the other circuitry. Therefore, Ogawa '577
`
`inherently discloses the recited circuitry.
`
`On slide 16 we see the Figure 2 of Ogawa '577 shown on the
`
`left. On the right we see limitations of claims 1 and 17, the control
`
`circuitry control transfer of data from the master read/write circuits to
`
`the first or second slave circuitry. This limitation is almost identical
`
`to claim element 1F we discussed a few minutes ago. As we
`
`discussed with respect to that claim element 1F, Figure 2 of Ogawa
`
`'577 shows transfer gates 21 and 22 within the red box limitation.
`
`1
`
`2
`
`3
`
`4
`
`5
`
`6
`
`7